• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    need help in $dumpvar function :

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 14086 views
  • Discussion

    hash tables in e :

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13319 views
  • Discussion

    queue as argument

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 15759 views
  • Discussion

    non deterministic ff in verilog :

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 13163 views
  • Discussion

    Complete Simulation Run when Assertion fails

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 19585 views
  • Discussion

    Running e-SV together

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 12917 views
  • Discussion

    Running SV-e in mixed mode.

    Category: Functional Verification

    By archive archive

    •

    started over 17 years ago

    0 replies • 12556 views
  • Discussion

    printing struct members:

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 14565 views
  • Discussion

    how can i detect X value

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    4 replies • 13457 views
  • Discussion

    binding of simple inout ports to hdl wire (specman 6.2)

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 13797 views
  • Discussion

    Specman DUT error:

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    5 replies • 14898 views
  • Discussion

    verilog.dump file with duplicants:

    Category: Functional Verification

    By archive archive

    •

    started over 17 years ago

    0 replies • 12934 views
  • Discussion

    In what aspects is verification different from design?

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    8 replies • 15875 views
  • Discussion

    messaging options in UVC

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    4 replies • 13547 views
  • Discussion

    Coverage using "iccr"

    Category: Functional Verification

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 6922 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information