Functional Verification

Latest Posts

Discussion

Generate min/max values on modified bitslice scalar

Category: Functional Verification

By Yanir

$usertype
•
started over 9 years ago

0 replies • 777 views
Discussion

Incisive Enterprise Manager Blank Screen

Category: Functional Verification

By snitkau

$usertype
•
updated over 9 years ago by snitkau

3 replies • 14619 views
Discussion

Including `defines with ncvlog netlisting

Category: Functional Verification

By casparvv

$usertype
•
updated over 9 years ago by casparvv

2 replies • 16958 views
Discussion

Blank screen emanager

Category: Functional Verification

By Paludo

$usertype
•
updated over 9 years ago by snitkau

1 replies • 13884 views
Discussion

Exclude a net from block coverage

Category: Functional Verification

By Sandeep4386

$usertype
•
updated over 9 years ago by StephenH

3 replies • 17393 views
Discussion

Verilog instantiating SystemC (generated using Verilator). irun error: Could not load SystemC model library.

Category: Functional Verification

By ninadpachpute

$usertype
•
updated over 9 years ago by StephenH

1 replies • 15313 views
Discussion

[IUS] Code profiling

Category: Functional Verification

By stanzani

$usertype
•
updated over 9 years ago by StephenH

1 replies • 14336 views
Discussion

JasperGold connectivity check.

Category: Functional Verification

By sruti

$usertype
•
started over 9 years ago

0 replies • 14942 views
Discussion

JasperGold connectivity check

Category: Functional Verification

By sruti

$usertype
•
started over 9 years ago

0 replies • 14971 views
Discussion

Problem with user define net types resolution functions

Category: Functional Verification

By jach78

$usertype
•
updated over 9 years ago by tpylant

6 replies • 18527 views
Discussion

I am checking the code coverage for one of my Module's testbench, but the expression coverage is appearing as "n/a" , why is that so ? there are if-else & assignments in the RTL... how do I enable it ?

Category: Functional Verification

By Saru K S

$usertype
•
updated over 9 years ago by StephenH

4 replies • 3917 views
Discussion

Quickly schematic-viewing a gates file

Category: Functional Verification

By Almendrico

$usertype
•
updated over 9 years ago by Doug Koslow

5 replies • 18217 views
Discussion

[AHB eVC]Unexpected 1ps delay on BFM

Category: Functional Verification

By J1EM1N

$usertype
•
started over 9 years ago

0 replies • 437 views
Discussion

How to generate illegal AHB transactions using eVC

Category: Functional Verification

By J1EM1N

$usertype
•
started over 9 years ago

0 replies • 13340 views
Discussion

Black Blox Creation

Category: Functional Verification

By jesolano

$usertype
•
updated over 9 years ago by StephenH

2 replies • 16363 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.