Functional Verification

Latest Posts

Discussion

Parameterized Coverage...HOW?

Category: Functional Verification

By tooniz
•
updated over 15 years ago by tpylant

2 replies • 15523 views
Discussion

How to set NoTimingCheck on a single instance in NC-Verilog

Category: Functional Verification

By bgpradeep
•
started over 15 years ago

0 replies • 15319 views
Discussion

Ncverilog: Is there a predefined `define containing IUS version number/string?

Category: Functional Verification

By cubicle82
•
updated over 15 years ago by StephenH

3 replies • 2895 views
Discussion

Enterprise Manager tutorial

Category: Functional Verification

By perfectus
•
updated over 15 years ago by verify fast

7 replies • 18028 views
Discussion

do ()

Category: Functional Verification

By golson
•
updated over 15 years ago by StephenH

1 replies • 14499 views
Discussion

get_enclosing_unit

Category: Functional Verification

By golson
•
updated over 15 years ago by golson

2 replies • 15203 views
Discussion

compilation error while doing specman+modelsim

Category: Functional Verification

By nishvlsi
•
started over 15 years ago

0 replies • 922 views
Discussion

cross coverage between different vr_ad registers

Category: Functional Verification

By lakku
•
updated over 15 years ago by lakku

2 replies • 15294 views
Discussion

why ! is used while declaring instances in specman

Category: Functional Verification

By LATHEESH
•
updated over 15 years ago by tpylant

1 replies • 15048 views
Discussion

Incisive HAL user guide

Category: Functional Verification

By maheshp
•
updated over 15 years ago by TAM1

1 replies • 21195 views
Discussion

ecov file in vmanager

Category: Functional Verification

By nishvlsi
•
started over 15 years ago

0 replies • 14209 views
Discussion

iff on coverpoint block effecting another coverpoint with transition in the same group

Category: Functional Verification

By dambui
•
updated over 15 years ago by Shalom B

1 replies • 19239 views
Discussion

reg pregen & postgen

Category: Functional Verification

By golson
•
updated over 15 years ago by golson

2 replies • 1356 views
Discussion

How to preload a memory in a design using Tcl scripts in NCSIM

Category: Functional Verification

By Arrun
•
updated over 15 years ago by Arrun

2 replies • 18361 views
Discussion

Part-Select of an Array in SystemVerilog ... Not supported by Incisive ?

Category: Functional Verification

By Almendrico
•
updated over 15 years ago by Almendrico

3 replies • 25936 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.