• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    ncelab SDF warning

    Category: Functional Verification

    By jpvSoccer

    •

    updated over 15 years ago by Design fortest

    5 replies • 18597 views
  • Discussion

    ncelab and C callable SV code for ARM

    Category: Functional Verification

    By jzingman

    •

    started over 15 years ago

    0 replies • 14415 views
  • Discussion

    NCSIM stops simulation without giving any notice.

    Category: Functional Verification

    By prkroon

    •

    updated over 15 years ago by prkroon

    1 replies • 17510 views
  • Discussion

    Parameterized macros in sv

    Category: Functional Verification

    By jzingman

    •

    updated over 15 years ago by jzingman

    4 replies • 18120 views
  • Discussion

    vplan showing N/A

    Category: Functional Verification

    By nishvlsi

    •

    started over 15 years ago

    0 replies • 627 views
  • Discussion

    .tcl file

    Category: Functional Verification

    By vlsiproject

    •

    updated over 15 years ago by imagesensor123

    1 replies • 16443 views
  • Discussion

    Expression coverage understanding

    Category: Functional Verification

    By Prachi1

    •

    updated over 15 years ago by Prachi1

    2 replies • 19692 views
  • Discussion

    Module coverage lower than instance coverage

    Category: Functional Verification

    By dmorri12

    •

    started over 15 years ago

    0 replies • 14592 views
  • Discussion

    ncprotect -> VCS

    Category: Functional Verification

    By tonydjrx

    •

    started over 15 years ago

    0 replies • 2974 views
  • Discussion

    What is the correct syntax for forcing signal in a Verilog testbench

    Category: Functional Verification

    By Blaise70

    •

    updated over 15 years ago by Blaise70

    6 replies • 40766 views
  • Discussion

    using an event inside a TCM

    Category: Functional Verification

    By LATHEESH

    •

    updated over 15 years ago by LATHEESH

    2 replies • 15121 views
  • Discussion

    vhpi start-of-restart callback

    Category: Functional Verification

    By RonCash

    •

    started over 15 years ago

    0 replies • 14525 views
  • Discussion

    Parameterized Coverage...HOW?

    Category: Functional Verification

    By tooniz

    •

    updated over 15 years ago by tpylant

    2 replies • 15459 views
  • Discussion

    How to set NoTimingCheck on a single instance in NC-Verilog

    Category: Functional Verification

    By bgpradeep

    •

    started over 15 years ago

    0 replies • 15238 views
  • Discussion

    Ncverilog: Is there a predefined `define containing IUS version number/string?

    Category: Functional Verification

    By cubicle82

    •

    updated over 15 years ago by StephenH

    3 replies • 2819 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information