Functional Verification

Latest Posts

Discussion

ncsim TCL stop -object

Category: Functional Verification

By zvika23

$usertype
•
updated over 14 years ago by TAM1

1 replies • 1912 views
Discussion

mvl value duing @sim

Category: Functional Verification

By arjuny

$usertype
•
updated over 14 years ago by arjuny

2 replies • 13746 views
Discussion

how to deal with RTL and behavior model mismatch

Category: Functional Verification

By alexwang2009

$usertype
•
updated over 14 years ago by tpylant

1 replies • 13588 views
Discussion

need urgent help on vplan

Category: Functional Verification

By buddi

$usertype
•
updated over 14 years ago by pcarzola

6 replies • 15748 views
Discussion

FSM transactions are not extraced in ICCR tool(vmanager)

Category: Functional Verification

By buddi

$usertype
•
updated over 14 years ago by tpylant

2 replies • 2207 views
Discussion

e language using specmen elite tool need help

Category: Functional Verification

By vinayg

$usertype
•
updated over 14 years ago by tpylant

1 replies • 13581 views
Discussion

*E,SNLDLIB: Unable able to load the dynamic library

Category: Functional Verification

By buddi

$usertype
•
started over 14 years ago

0 replies • 848 views
Discussion

problem with random seed in vmanager

Category: Functional Verification

By buddi

$usertype
•
updated over 14 years ago by buddi

5 replies • 16596 views
Discussion

Specman e: Configurable bus width and transfer generation

Category: Functional Verification

By Steff

$usertype
•
updated over 14 years ago by StephenH

1 replies • 14334 views
Discussion

ncelab SDF warning

Category: Functional Verification

By jpvSoccer

$usertype
•
updated over 14 years ago by Design fortest

5 replies • 17082 views
Discussion

ncelab and C callable SV code for ARM

Category: Functional Verification

By jzingman

$usertype
•
started over 14 years ago

0 replies • 13401 views
Discussion

NCSIM stops simulation without giving any notice.

Category: Functional Verification

By prkroon

$usertype
•
updated over 14 years ago by prkroon

1 replies • 16210 views
Discussion

Parameterized macros in sv

Category: Functional Verification

By jzingman

$usertype
•
updated over 14 years ago by jzingman

4 replies • 16537 views
Discussion

vplan showing N/A

Category: Functional Verification

By nishvlsi

$usertype
•
started over 14 years ago

0 replies • 498 views
Discussion

.tcl file

Category: Functional Verification

By vlsiproject

$usertype
•
updated over 14 years ago by imagesensor123

1 replies • 15317 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.