• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Sequences from within other sequences of different type

    Category: Functional Verification

    By hailesen

    •

    updated over 15 years ago by hailesen

    2 replies • 15651 views
  • Discussion

    cross coverage between different bits in register and different bits in different register

    Category: Functional Verification

    By archvasu

    •

    updated over 15 years ago by StephenH

    1 replies • 15634 views
  • Discussion

    Error: ncelab: *F,CUATOP: Attempt to instance top level module

    Category: Functional Verification

    By Lawee

    •

    updated over 15 years ago by TAM1

    1 replies • 2768 views
  • Discussion

    write a single assertions with constraints embedded

    Category: Functional Verification

    By Ashish Goel

    •

    updated over 15 years ago by Ashish Goel

    2 replies • 15010 views
  • Discussion

    :)

    Category: Functional Verification

    By Rupinder

    •

    updated over 15 years ago by TAM1

    1 replies • 728 views
  • Discussion

    DPI-C Simulation error

    Category: Functional Verification

    By Miguel Caetano

    •

    updated over 15 years ago by Vishnugupt

    3 replies • 7231 views
  • Discussion

    Reading input files

    Category: Functional Verification

    By EveBell

    •

    updated over 15 years ago by EveBell

    2 replies • 15483 views
  • Discussion

    Simulation halt: NC-Verilog

    Category: Functional Verification

    By Seokhyeong

    •

    updated over 15 years ago by TAM1

    1 replies • 15708 views
  • Discussion

    class casting

    Category: Functional Verification

    By arjuny

    •

    updated over 15 years ago by jadec

    1 replies • 14698 views
  • Discussion

    pull mode vs push mode

    Category: Functional Verification

    By onkarkk

    •

    updated over 15 years ago by jadec

    5 replies • 22280 views
  • Discussion

    vplan in xls format

    Category: Functional Verification

    By nirmit shah

    •

    updated over 15 years ago by pcarzola

    3 replies • 19625 views
  • Discussion

    does IUS8106 version supports system verilog code or syntax

    Category: Functional Verification

    By nirmit shah

    •

    updated over 15 years ago by nirmit shah

    2 replies • 15046 views
  • Discussion

    CTL model checking in Cadence SMV

    Category: Functional Verification

    By amirhossein

    •

    started over 15 years ago

    0 replies • 14797 views
  • Discussion

    Temporal expression

    Category: Functional Verification

    By MVSI

    •

    started over 15 years ago

    0 replies • 14340 views
  • Discussion

    System Verilog rule file for HAL

    Category: Functional Verification

    By diablo

    •

    updated over 15 years ago by diablo

    2 replies • 17307 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information