Functional Verification

Latest Posts

Discussion

Can +ams and +sv options be used together in ncverilog

Category: Functional Verification

By Prachi1

$usertype
•
updated over 14 years ago by tpylant

1 replies • 14666 views
Discussion

Coverage on VAMS model

Category: Functional Verification

By Ashish Goel

$usertype
•
started over 14 years ago

0 replies • 13289 views
Discussion

dependecy checking ----- Can anybody tell me how to approach for this problem

Category: Functional Verification

By Ashish Goel

$usertype
•
updated over 14 years ago by Ashish Goel

2 replies • 964 views
Discussion

How to pass arguments to ncsc_run just like you would pass arguments from the command line to a C program.

Category: Functional Verification

By Matthieu P

$usertype
•
updated over 14 years ago by Matthieu P

2 replies • 14900 views
Discussion

Double back-tick in parametrized macro in SV

Category: Functional Verification

By sevent

$usertype
•
updated over 14 years ago by jadec

7 replies • 22503 views
Discussion

How to use HAL to analyse VHDL files using unisim library?

Category: Functional Verification

By PowerfulBANG

$usertype
•
started over 14 years ago

0 replies • 13436 views
Discussion

Error when combining AXI UVC and AHB UVC

Category: Functional Verification

By Louis Gao

$usertype
•
updated over 14 years ago by Louis Gao

2 replies • 15004 views
Discussion

How to model the following twisted pair cable in PSPICE? Help ASAP

Category: Functional Verification

By archive

$usertype
•
updated over 14 years ago by Alok Tripathi

1 replies • 14694 views
Discussion

I need a PSPICE model for a Litium Ion battery - 8s32p

Category: Functional Verification

By archive

$usertype
•
updated over 14 years ago by Alok Tripathi

1 replies • 2675 views
Discussion

Sequences from within other sequences of different type

Category: Functional Verification

By hailesen

$usertype
•
updated over 14 years ago by hailesen

2 replies • 14246 views
Discussion

cross coverage between different bits in register and different bits in different register

Category: Functional Verification

By archvasu

$usertype
•
updated over 14 years ago by StephenH

1 replies • 14407 views
Discussion

Error: ncelab: *F,CUATOP: Attempt to instance top level module

Category: Functional Verification

By Lawee

$usertype
•
updated over 14 years ago by TAM1

1 replies • 2459 views
Discussion

write a single assertions with constraints embedded

Category: Functional Verification

By Ashish Goel

$usertype
•
updated over 14 years ago by Ashish Goel

2 replies • 13821 views
Discussion

:)

Category: Functional Verification

By Rupinder

$usertype
•
updated over 14 years ago by TAM1

1 replies • 543 views
Discussion

DPI-C Simulation error

Category: Functional Verification

By Miguel Caetano

$usertype
•
updated over 14 years ago by Vishnugupt

3 replies • 6606 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.