Functional Verification

Latest Posts

Discussion

help with MONTE-CARLO, oceanxl script

Category: Functional Verification

By ronis

$usertype
•
started over 14 years ago

0 replies • 13537 views
Discussion

Exclude functional coverage for particular test

Category: Functional Verification

By Ravisinha

$usertype
•
updated over 14 years ago by StephenH

5 replies • 16666 views
Discussion

vr_ahb_tlm systemc model

Category: Functional Verification

By nishvlsi2011

$usertype
•
updated over 14 years ago by abhineet22

4 replies • 15053 views
Discussion

VHDL 2008 force/release feature absent from ncvhdl

Category: Functional Verification

By mouyseb

$usertype
•
started over 14 years ago

0 replies • 1743 views
Discussion

cross cover issue ?

Category: Functional Verification

By Ashish Goel

$usertype
•
started over 14 years ago

0 replies • 13706 views
Discussion

Can +ams and +sv options be used together in ncverilog

Category: Functional Verification

By Prachi1

$usertype
•
updated over 14 years ago by tpylant

1 replies • 15110 views
Discussion

Coverage on VAMS model

Category: Functional Verification

By Ashish Goel

$usertype
•
started over 14 years ago

0 replies • 13668 views
Discussion

dependecy checking ----- Can anybody tell me how to approach for this problem

Category: Functional Verification

By Ashish Goel

$usertype
•
updated over 14 years ago by Ashish Goel

2 replies • 1067 views
Discussion

How to pass arguments to ncsc_run just like you would pass arguments from the command line to a C program.

Category: Functional Verification

By Matthieu P

$usertype
•
updated over 14 years ago by Matthieu P

2 replies • 15387 views
Discussion

Double back-tick in parametrized macro in SV

Category: Functional Verification

By sevent

$usertype
•
updated over 14 years ago by jadec

7 replies • 23187 views
Discussion

How to use HAL to analyse VHDL files using unisim library?

Category: Functional Verification

By PowerfulBANG

$usertype
•
started over 14 years ago

0 replies • 13827 views
Discussion

Error when combining AXI UVC and AHB UVC

Category: Functional Verification

By Louis Gao

$usertype
•
updated over 14 years ago by Louis Gao

2 replies • 15499 views
Discussion

How to model the following twisted pair cable in PSPICE? Help ASAP

Category: Functional Verification

By archive

$usertype
•
updated over 14 years ago by Alok Tripathi

1 replies • 15138 views
Discussion

I need a PSPICE model for a Litium Ion battery - 8s32p

Category: Functional Verification

By archive

$usertype
•
updated over 14 years ago by Alok Tripathi

1 replies • 2728 views
Discussion

Sequences from within other sequences of different type

Category: Functional Verification

By hailesen

$usertype
•
updated over 14 years ago by hailesen

2 replies • 14744 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.