Functional Verification

Latest Posts

Discussion

Using arrow keys in NCSim Tcl Command-line interface

Category: Functional Verification

By Almendrico

$usertype
•
updated over 14 years ago by Almendrico

1 replies • 14015 views
Discussion

Failed to find SETUP/HOLD timingcheck

Category: Functional Verification

By tswong

$usertype
•
updated over 14 years ago by Mickey

1 replies • 2131 views
Discussion

Warning "coverpoint is not dumped to the coverage database because all bins are empty""

Category: Functional Verification

By ThakurRajneesh

$usertype
•
updated over 14 years ago by ThakurRajneesh

2 replies • 3028 views
Discussion

Clock phase and frequency checkers using property

Category: Functional Verification

By ThinkTank

$usertype
•
started over 14 years ago

0 replies • 21223 views
Discussion

VMM to Specman integration

Category: Functional Verification

By sujntto

$usertype
•
updated over 14 years ago by sujntto

5 replies • 15326 views
Discussion

amba_ahb UVC: How do I get read data when using `uvm_do_with?

Category: Functional Verification

By Louis Gao

$usertype
•
started over 14 years ago

0 replies • 13487 views
Discussion

Configurable IO pins in SystemVerilog

Category: Functional Verification

By verifs

$usertype
•
updated over 14 years ago by verifs

2 replies • 15207 views
Discussion

Data collection for expect and Checks

Category: Functional Verification

By nishvlsi2011

$usertype
•
updated over 14 years ago by StephenH

1 replies • 13548 views
Discussion

Const ref queue as function argument

Category: Functional Verification

By sperrotta

$usertype
•
started over 14 years ago

0 replies • 13197 views
Discussion

Do $shm_suspend and $shm_resume work?

Category: Functional Verification

By abiamb

$usertype
•
updated over 14 years ago by TAM1

3 replies • 15206 views
Discussion

help with MONTE-CARLO, oceanxl script

Category: Functional Verification

By ronis

$usertype
•
started over 14 years ago

0 replies • 13144 views
Discussion

Exclude functional coverage for particular test

Category: Functional Verification

By Ravisinha

$usertype
•
updated over 14 years ago by StephenH

5 replies • 16137 views
Discussion

vr_ahb_tlm systemc model

Category: Functional Verification

By nishvlsi2011

$usertype
•
updated over 14 years ago by abhineet22

4 replies • 14524 views
Discussion

VHDL 2008 force/release feature absent from ncvhdl

Category: Functional Verification

By mouyseb

$usertype
•
started over 14 years ago

0 replies • 1677 views
Discussion

cross cover issue ?

Category: Functional Verification

By Ashish Goel

$usertype
•
started over 14 years ago

0 replies • 13328 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.