Functional Verification

Latest Posts

Discussion

event on combination of VHDL and verilog RTL path

Category: Functional Verification

By Ravisinha
•
updated over 15 years ago by Ravisinha

2 replies • 16112 views
Discussion

functional coverage database not getting merged

Category: Functional Verification

By sautech
•
updated over 15 years ago by sautech

3 replies • 17809 views
Discussion

merging issues in functional coverage

Category: Functional Verification

By hariharans
•
started over 15 years ago

0 replies • 14705 views
Discussion

VR_AD, how to have a coverage for bit toggle, not value

Category: Functional Verification

By RyanLV
•
started over 15 years ago

0 replies • 14720 views
Discussion

Adding $comment into VCD files

Category: Functional Verification

By icedancerni2
•
updated over 15 years ago by StephenH

1 replies • 15866 views
Discussion

Help: vr_ad sequence expansion error

Category: Functional Verification

By MukundVerif
•
updated over 15 years ago by StephenH

1 replies • 14718 views
Discussion

ncsim: How to display list of Verilog force, from inside Verilog testbench?

Category: Functional Verification

By cubicle82
•
started over 15 years ago

0 replies • 17492 views
Discussion

end-of-test

Category: Functional Verification

By Ravisinha
•
updated over 15 years ago by Ayush

1 replies • 15222 views
Discussion

Constrained Random Control using the OVM Command Line Package

Category: Functional Verification

By kschott
•
started over 15 years ago

0 replies • 14856 views
Discussion

arguments to tcl file with irun

Category: Functional Verification

By hrawal
•
updated over 15 years ago by hrawal

2 replies • 33646 views
Discussion

eVC integrated with sv-ovm verification environment.

Category: Functional Verification

By arjuny
•
updated over 16 years ago by StephenH

1 replies • 14842 views
Discussion

specman port for VHDL TIME variable

Category: Functional Verification

By random
•
started over 16 years ago

0 replies • 14203 views
Discussion

Searching for a data pattern in Simvision

Category: Functional Verification

By Almendrico
•
started over 16 years ago

0 replies • 15249 views
Discussion

WARN_GLITCH

Category: Functional Verification

By Ravisinha
•
started over 16 years ago

0 replies • 14217 views
Discussion

"list of uint(bits:8)" versus "list of byte"

Category: Functional Verification

By kgss
•
updated over 16 years ago by Ravisinha

3 replies • 2408 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.