Functional Verification

Latest Posts

Discussion

Adding $comment into VCD files

Category: Functional Verification

By icedancerni2

$usertype
•
updated over 15 years ago by StephenH

1 replies • 15022 views
Discussion

Help: vr_ad sequence expansion error

Category: Functional Verification

By MukundVerif

$usertype
•
updated over 15 years ago by StephenH

1 replies • 13976 views
Discussion

ncsim: How to display list of Verilog force, from inside Verilog testbench?

Category: Functional Verification

By cubicle82

$usertype
•
started over 15 years ago

0 replies • 16679 views
Discussion

end-of-test

Category: Functional Verification

By Ravisinha

$usertype
•
updated over 15 years ago by Ayush

1 replies • 14448 views
Discussion

Constrained Random Control using the OVM Command Line Package

Category: Functional Verification

By kschott

$usertype
•
started over 15 years ago

0 replies • 14121 views
Discussion

arguments to tcl file with irun

Category: Functional Verification

By hrawal

$usertype
•
updated over 15 years ago by hrawal

2 replies • 32742 views
Discussion

eVC integrated with sv-ovm verification environment.

Category: Functional Verification

By arjuny

$usertype
•
updated over 15 years ago by StephenH

1 replies • 14099 views
Discussion

specman port for VHDL TIME variable

Category: Functional Verification

By random

$usertype
•
started over 15 years ago

0 replies • 13564 views
Discussion

Searching for a data pattern in Simvision

Category: Functional Verification

By Almendrico

$usertype
•
started over 15 years ago

0 replies • 14543 views
Discussion

WARN_GLITCH

Category: Functional Verification

By Ravisinha

$usertype
•
started over 15 years ago

0 replies • 13544 views
Discussion

"list of uint(bits:8)" versus "list of byte"

Category: Functional Verification

By kgss

$usertype
•
updated over 15 years ago by Ravisinha

3 replies • 1994 views
Discussion

Linux support for IC610?

Category: Functional Verification

By invar

$usertype
•
updated over 15 years ago by invar

2 replies • 14875 views
Discussion

looking for advise on connecting to analog model

Category: Functional Verification

By myonlyscreen

$usertype
•
updated over 15 years ago by myonlyscreen

2 replies • 14328 views
Discussion

Write, compile and simulate verilog/vhdl code in cadence

Category: Functional Verification

By Sambhav

$usertype
•
started over 15 years ago

0 replies • 1627 views
Discussion

NCVHDL Compiler

Category: Functional Verification

By wolf82

$usertype
•
started over 15 years ago

0 replies • 14458 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.