• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    vr_ad_file multiple instance

    Category: Functional Verification

    By Ravisinha

    $usertype

    •

    updated over 15 years ago by Ravisinha

    4 replies • 15490 views
  • Discussion

    help with e *** Error: list is empty - cannot access item 0

    Category: Functional Verification

    By JAbusaid

    $usertype

    •

    updated over 15 years ago by StephenH

    1 replies • 1445 views
  • Discussion

    AXI eVC for 512-bit data width

    Category: Functional Verification

    By spark

    $usertype

    •

    updated over 15 years ago by StephenH

    1 replies • 13851 views
  • Discussion

    General question/problem with Cadence

    Category: Functional Verification

    By Robak

    $usertype

    •

    updated over 15 years ago by Robak

    2 replies • 950 views
  • Discussion

    mixed language simulation

    Category: Functional Verification

    By josephbell

    $usertype

    •

    updated over 15 years ago by jenkinrob

    4 replies • 15452 views
  • Discussion

    e tcm/event order

    Category: Functional Verification

    By DANDOOOOO

    $usertype

    •

    started over 15 years ago

    0 replies • 608 views
  • Discussion

    A problem about Conformal

    Category: Functional Verification

    By Flyakite

    $usertype

    •

    started over 15 years ago

    0 replies • 13290 views
  • Discussion

    VHDL Procedure Call from a Verilog Module

    Category: Functional Verification

    By ashfaqh

    $usertype

    •

    started over 15 years ago

    0 replies • 13686 views
  • Discussion

    MixedLanguage (Verilog+VHDL) Question

    Category: Functional Verification

    By ashfaqh

    $usertype

    •

    updated over 15 years ago by ashfaqh

    4 replies • 2439 views
  • Discussion

    Importing C Function into System Verilog using Incisive DPI

    Category: Functional Verification

    By random

    $usertype

    •

    updated over 15 years ago by TAM1

    1 replies • 14649 views
  • Discussion

    instantiating configurable number of agents in an env

    Category: Functional Verification

    By knup

    $usertype

    •

    started over 15 years ago

    0 replies • 13139 views
  • Discussion

    vr_ad_operation -> blocking_access field documentation / usage

    Category: Functional Verification

    By dips

    $usertype

    •

    started over 15 years ago

    0 replies • 464 views
  • Discussion

    SPECMAN Virtual field vs Physical field

    Category: Functional Verification

    By Specy

    $usertype

    •

    updated over 15 years ago by sgor

    1 replies • 13924 views
  • Discussion

    Problem in ncsc assertion summary report

    Category: Functional Verification

    By ravi999

    $usertype

    •

    started over 15 years ago

    0 replies • 13240 views
  • Discussion

    type parameter override

    Category: Functional Verification

    By hab94

    $usertype

    •

    started over 15 years ago

    0 replies • 13830 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information