• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Importing C Function into System Verilog using Incisive DPI

    Category: Functional Verification

    By random

    •

    updated over 16 years ago by TAM1

    1 replies • 15865 views
  • Discussion

    instantiating configurable number of agents in an env

    Category: Functional Verification

    By knup

    •

    started over 16 years ago

    0 replies • 14102 views
  • Discussion

    vr_ad_operation -> blocking_access field documentation / usage

    Category: Functional Verification

    By dips

    •

    started over 16 years ago

    0 replies • 541 views
  • Discussion

    SPECMAN Virtual field vs Physical field

    Category: Functional Verification

    By Specy

    •

    updated over 16 years ago by sgor

    1 replies • 15044 views
  • Discussion

    Problem in ncsc assertion summary report

    Category: Functional Verification

    By ravi999

    •

    started over 16 years ago

    0 replies • 14247 views
  • Discussion

    type parameter override

    Category: Functional Verification

    By hab94

    •

    started over 16 years ago

    0 replies • 14883 views
  • Discussion

    How can we emulate rwh Register-Field Attributes

    Category: Functional Verification

    By dips

    •

    started over 16 years ago

    0 replies • 14406 views
  • Discussion

    ms word editable eplan?

    Category: Functional Verification

    By hrawal

    •

    updated over 16 years ago by hrawal

    2 replies • 15472 views
  • Discussion

    how an OVM class is traced in SimVision?

    Category: Functional Verification

    By tatianas

    •

    started over 16 years ago

    0 replies • 14218 views
  • Discussion

    timeout checker for SMBUS protocol

    Category: Functional Verification

    By mouhssine

    •

    started over 16 years ago

    0 replies • 14113 views
  • Discussion

    How to generate waveform for vcs simulator while executing a testcase in specman

    Category: Functional Verification

    By Raviram80

    •

    updated over 16 years ago by tpylant

    2 replies • 16107 views
  • Discussion

    Selecting different views for a vector instance on Hierarchy Editor

    Category: Functional Verification

    By rickrevolta

    •

    started over 16 years ago

    0 replies • 14169 views
  • Discussion

    FSM coverage

    Category: Functional Verification

    By sravanthi

    •

    started over 16 years ago

    0 replies • 15366 views
  • Discussion

    Spartan 3AN - VGA - VHDL

    Category: Functional Verification

    By andy1987

    •

    started over 16 years ago

    0 replies • 573 views
  • Discussion

    Constraint generation error in gui mode

    Category: Functional Verification

    By random

    •

    started over 16 years ago

    0 replies • 14157 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information