Functional Verification

Latest Posts

Discussion

A problem about Conformal

Category: Functional Verification

By Flyakite
•
started over 16 years ago

0 replies • 14339 views
Discussion

VHDL Procedure Call from a Verilog Module

Category: Functional Verification

By ashfaqh
•
started over 16 years ago

0 replies • 14741 views
Discussion

MixedLanguage (Verilog+VHDL) Question

Category: Functional Verification

By ashfaqh
•
updated over 16 years ago by ashfaqh

4 replies • 3125 views
Discussion

Importing C Function into System Verilog using Incisive DPI

Category: Functional Verification

By random
•
updated over 16 years ago by TAM1

1 replies • 15949 views
Discussion

instantiating configurable number of agents in an env

Category: Functional Verification

By knup
•
started over 16 years ago

0 replies • 14137 views
Discussion

vr_ad_operation -> blocking_access field documentation / usage

Category: Functional Verification

By dips
•
started over 16 years ago

0 replies • 572 views
Discussion

SPECMAN Virtual field vs Physical field

Category: Functional Verification

By Specy
•
updated over 16 years ago by sgor

1 replies • 15110 views
Discussion

Problem in ncsc assertion summary report

Category: Functional Verification

By ravi999
•
started over 16 years ago

0 replies • 14289 views
Discussion

type parameter override

Category: Functional Verification

By hab94
•
started over 16 years ago

0 replies • 14928 views
Discussion

How can we emulate rwh Register-Field Attributes

Category: Functional Verification

By dips
•
started over 16 years ago

0 replies • 14440 views
Discussion

ms word editable eplan?

Category: Functional Verification

By hrawal
•
updated over 16 years ago by hrawal

2 replies • 15533 views
Discussion

how an OVM class is traced in SimVision?

Category: Functional Verification

By tatianas
•
started over 16 years ago

0 replies • 14267 views
Discussion

timeout checker for SMBUS protocol

Category: Functional Verification

By mouhssine
•
started over 16 years ago

0 replies • 14158 views
Discussion

How to generate waveform for vcs simulator while executing a testcase in specman

Category: Functional Verification

By Raviram80
•
updated over 16 years ago by tpylant

2 replies • 16213 views
Discussion

Selecting different views for a vector instance on Hierarchy Editor

Category: Functional Verification

By rickrevolta
•
started over 16 years ago

0 replies • 14201 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.