• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Error : Verilog-2001 feature.

    Category: Logic Design

    By rexnyu

    •

    updated over 13 years ago by rexnyu

    1 replies • 15606 views
  • Discussion

    synthesis warning of undriven signal

    Category: Logic Design

    By projectd2007

    •

    updated over 13 years ago by grasshopper

    1 replies • 19440 views
  • Discussion

    RC ; sdc ; load_of

    Category: Logic Design

    By Yemelya

    •

    updated over 13 years ago by grasshopper

    5 replies • 19076 views
  • Discussion

    Warning during RTL Synthesis

    Category: Logic Design

    By Arslan

    •

    updated over 13 years ago by admin

    4 replies • 19357 views
  • Discussion

    Difference betweeen synthesize- generic, mapped, placed in RC

    Category: Logic Design

    By ChInNi miSSing

    •

    updated over 13 years ago by ChennaKesava

    2 replies • 5329 views
  • Discussion

    Report all the flops using a particular clock

    Category: Logic Design

    By beginer

    •

    started over 13 years ago

    0 replies • 15657 views
  • Discussion

    Which VDD and Ground sources?

    Category: Logic Design

    By FrancisFogarty

    •

    started over 13 years ago

    0 replies • 14339 views
  • Discussion

    rigid flex

    Category: Logic Design

    By runu

    •

    started over 13 years ago

    0 replies • 14476 views
  • Discussion

    Disable Scan Shift Enable in Functional Mode

    Category: Logic Design

    By Terry2000

    •

    updated over 13 years ago by bmiller

    3 replies • 19209 views
  • Discussion

    Multi Mode synthesis v/s Multi Corner synthesis

    Category: Logic Design

    By tanyacool

    •

    started over 13 years ago

    0 replies • 2050 views
  • Discussion

    RTL Compiler Hierarchical Flow

    Category: Logic Design

    By lvcargnini

    •

    updated over 13 years ago by grasshopper

    1 replies • 15704 views
  • Discussion

    Getting Error during Shadow logic insetion in share mode

    Category: Logic Design

    By ardas21

    •

    started over 13 years ago

    0 replies • 14510 views
  • Discussion

    Lowpower : CPF Compiler support.

    Category: Logic Design

    By NTlp

    •

    updated over 13 years ago by grasshopper

    6 replies • 18323 views
  • Discussion

    how preserve ports when use delete_unloaded_undriven command

    Category: Logic Design

    By daijin

    •

    updated over 13 years ago by daijin

    6 replies • 20650 views
  • Discussion

    Vector File

    Category: Logic Design

    By girishmtech

    •

    started over 13 years ago

    0 replies • 14793 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information