Logic Design

Latest Posts

Discussion

Difference betweeen synthesize- generic, mapped, placed in RC

Category: Logic Design

By ChInNi miSSing

$usertype
•
updated over 12 years ago by ChennaKesava

2 replies • 4847 views
Discussion

Report all the flops using a particular clock

Category: Logic Design

By beginer

$usertype
•
started over 12 years ago

0 replies • 14563 views
Discussion

Which VDD and Ground sources?

Category: Logic Design

By FrancisFogarty

$usertype
•
started over 12 years ago

0 replies • 13350 views
Discussion

rigid flex

Category: Logic Design

By runu

$usertype
•
started over 12 years ago

0 replies • 13482 views
Discussion

Disable Scan Shift Enable in Functional Mode

Category: Logic Design

By Terry2000

$usertype
•
updated over 12 years ago by bmiller

3 replies • 17359 views
Discussion

Multi Mode synthesis v/s Multi Corner synthesis

Category: Logic Design

By tanyacool

$usertype
•
started over 12 years ago

0 replies • 1795 views
Discussion

RTL Compiler Hierarchical Flow

Category: Logic Design

By lvcargnini

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 14598 views
Discussion

Getting Error during Shadow logic insetion in share mode

Category: Logic Design

By ardas21

$usertype
•
started over 12 years ago

0 replies • 13506 views
Discussion

Lowpower : CPF Compiler support.

Category: Logic Design

By NTlp

$usertype
•
updated over 12 years ago by grasshopper

6 replies • 16784 views
Discussion

how preserve ports when use delete_unloaded_undriven command

Category: Logic Design

By daijin

$usertype
•
updated over 12 years ago by daijin

6 replies • 18835 views
Discussion

Vector File

Category: Logic Design

By girishmtech

$usertype
•
started over 12 years ago

0 replies • 13817 views
Discussion

Illegal assignment to constant

Category: Logic Design

By ardas21

$usertype
•
started over 12 years ago

0 replies • 13566 views
Discussion

Conformal-LP : Understanding liberty files.

Category: Logic Design

By nitint08

$usertype
•
updated over 12 years ago by NTlp

6 replies • 20499 views
Discussion

RTL Complier flow with clock gating and scan insertion

Category: Logic Design

By Terry2000

$usertype
•
updated over 12 years ago by Terry2000

2 replies • 17030 views
Discussion

Rtl Compiler behaviour on clock

Category: Logic Design

By tanyacool

$usertype
•
updated over 12 years ago by grasshopper

3 replies • 14762 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.