• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    lint warning waiver

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 16685 views
  • Discussion

    waive mapped points

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14096 views
  • Discussion

    Not-mapped help

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14711 views
  • Discussion

    74LS244 OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUT(NONINVERTED)

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 1322 views
  • Discussion

    Step-Down Switching Regulator Controller

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13785 views
  • Discussion

    Step-Down Switching Regulator Controller

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13777 views
  • Discussion

    ISD1820P DATASHEET

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 14037 views
  • Discussion

    JRC-27F Datasheet

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13822 views
  • Discussion

    S8050 DATASHEET

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 14189 views
  • Discussion

    FIBER OPTIC TRANSCEIVING MODULE

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13767 views
  • Discussion

    How to get area results in Micron

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14295 views
  • Discussion

    RTL Compiler Help .. Urgent !!!!!

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14191 views
  • Discussion

    CDL Import with extra parameters

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 15306 views
  • Discussion

    Clock gating

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14871 views
  • Discussion

    How to trace flops with constant inputs in Conformal?

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14475 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information