• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Hierarchy synthesis in BuildGates,

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14276 views
  • Discussion

    Running BuildGates and Encounter from one single shell

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14368 views
  • Discussion

    Regarding sample dofile for in lec verify mode

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 16539 views
  • Discussion

    lint warning waiver

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 17590 views
  • Discussion

    waive mapped points

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14797 views
  • Discussion

    Not-mapped help

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 15433 views
  • Discussion

    74LS244 OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUT(NONINVERTED)

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 1460 views
  • Discussion

    Step-Down Switching Regulator Controller

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14448 views
  • Discussion

    Step-Down Switching Regulator Controller

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14464 views
  • Discussion

    ISD1820P DATASHEET

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14660 views
  • Discussion

    JRC-27F Datasheet

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14501 views
  • Discussion

    S8050 DATASHEET

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14821 views
  • Discussion

    FIBER OPTIC TRANSCEIVING MODULE

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 14413 views
  • Discussion

    How to get area results in Micron

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 15013 views
  • Discussion

    RTL Compiler Help .. Urgent !!!!!

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14881 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information