• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    waive mapped points

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 12968 views
  • Discussion

    Not-mapped help

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13477 views
  • Discussion

    74LS244 OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUT(NONINVERTED)

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 1127 views
  • Discussion

    Step-Down Switching Regulator Controller

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12723 views
  • Discussion

    Step-Down Switching Regulator Controller

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12661 views
  • Discussion

    ISD1820P DATASHEET

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12941 views
  • Discussion

    JRC-27F Datasheet

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12759 views
  • Discussion

    S8050 DATASHEET

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 13114 views
  • Discussion

    FIBER OPTIC TRANSCEIVING MODULE

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12699 views
  • Discussion

    How to get area results in Micron

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13116 views
  • Discussion

    RTL Compiler Help .. Urgent !!!!!

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13030 views
  • Discussion

    CDL Import with extra parameters

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 14004 views
  • Discussion

    Clock gating

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13619 views
  • Discussion

    How to trace flops with constant inputs in Conformal?

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13271 views
  • Discussion

    Regarding sample dofile for in lec verify mode

    Category: Logic Design

    By admin admin

    •

    started over 17 years ago

    0 replies • 12676 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information