Logic Design

Latest Posts

Discussion

How to get area results in Micron

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15066 views
Discussion

RTL Compiler Help .. Urgent !!!!!

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14920 views
Discussion

CDL Import with extra parameters

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 16263 views
Discussion

Clock gating

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15758 views
Discussion

How to trace flops with constant inputs in Conformal?

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15387 views
Discussion

Regarding sample dofile for in lec verify mode

Category: Logic Design

By admin
•
started over 18 years ago

0 replies • 14364 views
Discussion

RTL vs. gate netlist verification mapping problem

Category: Logic Design

By admin
•
started over 18 years ago

0 replies • 14482 views
Discussion

Gate-leve sim, sdf back annotation warnings

Category: Logic Design

By admin
•
started over 18 years ago

0 replies • 16319 views
Discussion

reporting gate count

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 19274 views
Discussion

Can we read extracted timing model in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15139 views
Discussion

RTL vs. gate netlist verification mapping problem

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15790 views
Discussion

Unmapped point (extra)

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15855 views
Discussion

inverted equivalent points

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 18861 views
Discussion

help needed

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14859 views
Discussion

Non-equivalences due to different device.

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14837 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.