Logic Design

Latest Posts

Discussion

How to trace flops with constant inputs in Conformal?

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15159 views
Discussion

Regarding sample dofile for in lec verify mode

Category: Logic Design

By admin
•
started over 18 years ago

0 replies • 14276 views
Discussion

RTL vs. gate netlist verification mapping problem

Category: Logic Design

By admin
•
started over 18 years ago

0 replies • 14395 views
Discussion

Gate-leve sim, sdf back annotation warnings

Category: Logic Design

By admin
•
started over 18 years ago

0 replies • 16116 views
Discussion

reporting gate count

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 18967 views
Discussion

Can we read extracted timing model in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15025 views
Discussion

RTL vs. gate netlist verification mapping problem

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15599 views
Discussion

Unmapped point (extra)

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 15663 views
Discussion

inverted equivalent points

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 18561 views
Discussion

help needed

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14732 views
Discussion

Non-equivalences due to different device.

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14692 views
Discussion

ncelab: *W,BIGWBS

Category: Logic Design

By archive
•
updated over 18 years ago by archive

4 replies • 4278 views
Discussion

Gate-leve sim, sdf back annotation warnings

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 22705 views
Discussion

flattening synthetic operators

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 15434 views
Discussion

sub architecture selection

Category: Logic Design

By archive
•
updated over 18 years ago by archive

13 replies • 23205 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.