• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    flattening synthetic operators

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 15544 views
  • Discussion

    sub architecture selection

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    13 replies • 23570 views
  • Discussion

    Using Ocean scripts to calculate simulation data.

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 15620 views
  • Discussion

    Unmapped point (not-mapped) issue

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 19363 views
  • Discussion

    verilog .v lib vs synopsis .lib

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 16732 views
  • Discussion

    few ques ..

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14665 views
  • Discussion

    Conformal struggles to resolve abort points (due to complex logic)

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 21253 views
  • Discussion

    How do you find the driving cell?

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 17460 views
  • Discussion

    flat netlist

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 19238 views
  • Discussion

    report on FFs, Latchs

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14742 views
  • Discussion

    poor performance of LEC compile -parallel

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 1124 views
  • Discussion

    CCD: report of certain modules

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 15983 views
  • Discussion

    memory synthesis RTL Compiler commands

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 19840 views
  • Discussion

    E Gates

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 16918 views
  • Discussion

    turn off the unmapped test ports, circuits

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14823 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information