Logic Design

Latest Posts

Discussion

ncelab: *W,BIGWBS

Category: Logic Design

By archive
•
updated over 18 years ago by archive

4 replies • 4516 views
Discussion

Gate-leve sim, sdf back annotation warnings

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 23192 views
Discussion

flattening synthetic operators

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 15617 views
Discussion

sub architecture selection

Category: Logic Design

By archive
•
updated over 18 years ago by archive

13 replies • 23940 views
Discussion

Using Ocean scripts to calculate simulation data.

Category: Logic Design

By archive
•
updated over 18 years ago by archive

3 replies • 15745 views
Discussion

Unmapped point (not-mapped) issue

Category: Logic Design

By archive
•
updated over 18 years ago by archive

3 replies • 19525 views
Discussion

verilog .v lib vs synopsis .lib

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 16813 views
Discussion

few ques ..

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14718 views
Discussion

Conformal struggles to resolve abort points (due to complex logic)

Category: Logic Design

By archive
•
updated over 18 years ago by archive

3 replies • 21444 views
Discussion

How do you find the driving cell?

Category: Logic Design

By archive
•
updated over 18 years ago by archive

4 replies • 17627 views
Discussion

flat netlist

Category: Logic Design

By archive
•
updated over 18 years ago by archive

4 replies • 19370 views
Discussion

report on FFs, Latchs

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14810 views
Discussion

poor performance of LEC compile -parallel

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 1199 views
Discussion

CCD: report of certain modules

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 16074 views
Discussion

memory synthesis RTL Compiler commands

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 20037 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.