• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    E Gates

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 17005 views
  • Discussion

    turn off the unmapped test ports, circuits

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14883 views
  • Discussion

    TIP OF THE MONTH: How can I compare unreachable logic? Conformal LEC doesn't map nor compare it.

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 8112 views
  • Discussion

    retime failed with error msg "Failed on find_unique_design"

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    7 replies • 10671 views
  • Discussion

    Need to come up to speed on RTL Compiler

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 16074 views
  • Discussion

    Query Post Synthesis vs. Post PAR verification using Conformal

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 16633 views
  • Discussion

    Final Call for Papers - IEEE ISQED 2008

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 485 views
  • Discussion

    FINAl Call for Papers - ISQED08

    Category: Logic Design

    By archive

    •

    started over 18 years ago

    0 replies • 521 views
  • Discussion

    LEC : Unmapped Points issue

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 25983 views
  • Discussion

    using variables for command options in Setup Mode and wlec_master.* files

    Category: Logic Design

    By archive

    •

    updated over 18 years ago by archive

    7 replies • 18511 views
  • Discussion

    Driving of reset line - order of magnitude difference between RC & PrimeTime

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 3278 views
  • Discussion

    Silicon Valley CDNLive! 2007 Proceedings are now available online

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 19512 views
  • Discussion

    Tap-Current

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 16315 views
  • Discussion

    rc-physical

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14827 views
  • Discussion

    About Netlist

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15004 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information