• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Final Call for Papers - IEEE ISQED 2008

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 319 views
  • Discussion

    FINAl Call for Papers - ISQED08

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 330 views
  • Discussion

    LEC : Unmapped Points issue

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    4 replies • 21999 views
  • Discussion

    using variables for command options in Setup Mode and wlec_master.* files

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    7 replies • 15427 views
  • Discussion

    Driving of reset line - order of magnitude difference between RC & PrimeTime

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 2229 views
  • Discussion

    Silicon Valley CDNLive! 2007 Proceedings are now available online

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    7 replies • 15156 views
  • Discussion

    Tap-Current

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 14068 views
  • Discussion

    rc-physical

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 12956 views
  • Discussion

    About Netlist

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13107 views
  • Discussion

    TIP OF THE MONTH: Oct. 2007: level shifter checking

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 13516 views
  • Discussion

    2-dim. array of record-typed generics

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 13501 views
  • Discussion

    setting rc constraints

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 12880 views
  • Discussion

    Error saying "Direction of module port... is not defined" bit blasted verilog netlist

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 6198 views
  • Discussion

    Handling abort points

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13848 views
  • Discussion

    TIP OF THE MONTH – Sept. 2007: Set-Up Automation

    Category: Logic Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12519 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information