Logic Design

Latest Posts

Discussion

TIP OF THE MONTH: Oct. 2007: level shifter checking

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 15675 views
Discussion

2-dim. array of record-typed generics

Category: Logic Design

By archive
•
updated over 19 years ago by archive

3 replies • 15688 views
Discussion

setting rc constraints

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 14748 views
Discussion

Error saying "Direction of module port... is not defined" bit blasted verilog netlist

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 6859 views
Discussion

Handling abort points

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15930 views
Discussion

TIP OF THE MONTH – Sept. 2007: Set-Up Automation

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 14328 views
Discussion

remove_assigns

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 17480 views
Discussion

RC see paths through the memories.

Category: Logic Design

By archive
•
updated over 19 years ago by archive

5 replies • 16678 views
Discussion

Issue with gated clock

Category: Logic Design

By archive
•
updated over 19 years ago by archive

3 replies • 16624 views
Discussion

Synthesis with ECSM or CCS

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 16116 views
Discussion

Complex cell

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 14335 views
Discussion

Forwarding RTL pragmas to Encounter

Category: Logic Design

By archive
•
updated over 19 years ago by archive

4 replies • 18910 views
Discussion

typedef enum in SV

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15557 views
Discussion

how to initialize individual array elements ??

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15005 views
Discussion

PLE adjusting in Rtl compiler

Category: Logic Design

By archive
•
updated over 19 years ago by archive

13 replies • 23199 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.