• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Can't simulate with gate delays.

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 2065 views
  • Discussion

    No Hold Time Constrains Read In

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14866 views
  • Discussion

    SDF file and HOLD time and SETUP time

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 17384 views
  • Discussion

    Posting code to the forums

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14167 views
  • Discussion

    simulation of digital circuits

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15050 views
  • Discussion

    libraries in RTL compiler..

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15060 views
  • Discussion

    synthesis System Verilog design

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 22318 views
  • Discussion

    Delay values in SDF file

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 15637 views
  • Discussion

    TIP OF THE MONTH: gate to gate EC, with different synthesis engines

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14510 views
  • Discussion

    Exit Error in LEC batch mode

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 17526 views
  • Discussion

    The Value of SAT-Solvers in FV

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15763 views
  • Discussion

    problem with read module

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15432 views
  • Discussion

    New to RTL Compiler

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15444 views
  • Discussion

    How to tell conformal to ignore a module

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 17463 views
  • Discussion

    TIP OF THE MONTH: Black Boxes

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 20832 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information