Logic Design

Latest Posts

Discussion

Multi corner workaround with RC?

Category: Logic Design

By archive
•
updated over 19 years ago by archive

5 replies • 19243 views
Discussion

generating SPICE netlist from verilog RTL using RC or nanoencounter

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 16832 views
Discussion

Can't simulate with gate delays.

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 2143 views
Discussion

No Hold Time Constrains Read In

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 14925 views
Discussion

SDF file and HOLD time and SETUP time

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 17514 views
Discussion

Posting code to the forums

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 14195 views
Discussion

simulation of digital circuits

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15096 views
Discussion

libraries in RTL compiler..

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15108 views
Discussion

synthesis System Verilog design

Category: Logic Design

By archive
•
updated over 19 years ago by archive

6 replies • 22524 views
Discussion

Delay values in SDF file

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 15675 views
Discussion

TIP OF THE MONTH: gate to gate EC, with different synthesis engines

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 14555 views
Discussion

Exit Error in LEC batch mode

Category: Logic Design

By archive
•
updated over 19 years ago by archive

4 replies • 17668 views
Discussion

The Value of SAT-Solvers in FV

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15861 views
Discussion

problem with read module

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15496 views
Discussion

New to RTL Compiler

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 15509 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.