Logic Design

Latest Posts

Discussion

floating input/net and unload ouput

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 1038 views
Discussion

floating input/net and unload ouput

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 983 views
Discussion

report lower hierarchy level

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 14839 views
Discussion

finding latches i design

Category: Logic Design

By archive
•
updated over 19 years ago by archive

4 replies • 17070 views
Discussion

size of collection

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 21015 views
Discussion

Passing Defines during read_hdl

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 17024 views
Discussion

PLE - physical layout estimator

Category: Logic Design

By archive
•
updated over 19 years ago by archive

13 replies • 10435 views
Discussion

How to tackle Aborted properties?

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 14335 views
Discussion

How to tell conformal that some input combinations do not occur

Category: Logic Design

By archive
•
updated over 19 years ago by archive

6 replies • 18567 views
Discussion

TIP OF THE MONTH: Verifying Final Netlist

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 16546 views
Discussion

Need some more information about Trimmed index [CDFG-420]

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 15145 views
Discussion

How to handle DesignWare modules

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 16017 views
Discussion

Warning: "work.example_pkg" not found (work.example_pkg found and used)

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 5944 views
Discussion

Conformal

Category: Logic Design

By archive
•
updated over 19 years ago by archive

5 replies • 16923 views
Discussion

Incomprehensible warning when running "write hier_compare dofile"

Category: Logic Design

By archive
•
updated over 19 years ago by archive

6 replies • 8452 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.