• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to tell conformal to ignore a module

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 17584 views
  • Discussion

    TIP OF THE MONTH: Black Boxes

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 21120 views
  • Discussion

    report flop with constant input

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14919 views
  • Discussion

    TIP OF THE MONTH: Beware Incomplete Libraries

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14353 views
  • Discussion

    floating input/net and unload ouput

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 1159 views
  • Discussion

    floating input/net and unload ouput

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 1049 views
  • Discussion

    report lower hierarchy level

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15002 views
  • Discussion

    finding latches i design

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 17345 views
  • Discussion

    size of collection

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 21333 views
  • Discussion

    Passing Defines during read_hdl

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 17327 views
  • Discussion

    PLE - physical layout estimator

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    13 replies • 11189 views
  • Discussion

    How to tackle Aborted properties?

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14431 views
  • Discussion

    How to tell conformal that some input combinations do not occur

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 18967 views
  • Discussion

    TIP OF THE MONTH: Verifying Final Netlist

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 17047 views
  • Discussion

    Need some more information about Trimmed index [CDFG-420]

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15309 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information