Logic Design

Latest Posts

Discussion

TIP OF THE MONTH: The dangers of using "set undriven signal"

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 9079 views
Discussion

Buffer constant nets in RC

Category: Logic Design

By archive
•
updated over 19 years ago by archive

2 replies • 15763 views
Discussion

Versioning of files with an external CM system

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 14739 views
Discussion

Resolving aborts after "analyze abort -compare"

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 3213 views
Discussion

Hello ihdl users. help required - verilog to schematic conversion

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 1843 views
Discussion

using RTL Compiler as Static Timing Analysis

Category: Logic Design

By archive
•
updated over 19 years ago by archive

6 replies • 19403 views
Discussion

TIP OF THE MONTH: How to pack up a Conformal testcase for your Cadence AE

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 14968 views
Discussion

Debugging RC scripts - tip

Category: Logic Design

By archive
•
started over 19 years ago

0 replies • 533 views
Discussion

Driving not connected bus bits

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 15200 views
Discussion

Clock networks in RC

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 14936 views
Discussion

ideal network in RC

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 16448 views
Discussion

RTL Compiler: 1'b0/1'b1 instead of LOGIC0/LOGIC1 cells

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 1697 views
Discussion

Technology translation in RC

Category: Logic Design

By archive
•
updated over 19 years ago by archive

3 replies • 15992 views
Discussion

simplify_constants

Category: Logic Design

By archive
•
updated over 19 years ago by archive

1 replies • 14966 views
Discussion

constraining between ports and clock domain

Category: Logic Design

By archive
•
updated over 19 years ago by archive

19 replies • 26589 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.