• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    simplify_constants

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15070 views
  • Discussion

    constraining between ports and clock domain

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    19 replies • 27204 views
  • Discussion

    TIP OF THE MONTH: Recommended modeling directives for RTL-gate

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14644 views
  • Discussion

    Choosing Hierarchy separator in RTL compiler

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16193 views
  • Discussion

    Clock gating cells constraints

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 15502 views
  • Discussion

    RTL compiler: Port names expansion of record types in vhdl synthesis

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16619 views
  • Discussion

    How to get the latest information about Conformal?

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14280 views
  • Discussion

    questions on custom digital IC design

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14604 views
  • Discussion

    How FEV saved our STA

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16102 views
  • Discussion

    CDNLive! papers/presentations - excerpts/pointers for FV topics

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 1010 views
  • Discussion

    reading synthesized design

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 16307 views
  • Discussion

    RC compiler issue with vlog2001

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14991 views
  • Discussion

    Reading Netlists with SEQGEN primitive

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 17388 views
  • Discussion

    timing reports in rc

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15297 views
  • Discussion

    DC to RTL Compiler Equivalency Commands

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15329 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information