• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Share your learnings, paper reviews comments from CNDLive!

    Category: Logic Design

    By archive

    •

    started over 19 years ago

    0 replies • 14242 views
  • Discussion

    NCELAB sdf-annotate warning W*,SDFNMX

    Category: Logic Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 7116 views
  • Discussion

    Are you coming to CDNLive

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14226 views
  • Discussion

    CDNLive Silicon Valley 2006

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14220 views
  • Discussion

    Simulating an imported VHDL

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    1 replies • 15025 views
  • Discussion

    abort points

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    3 replies • 18153 views
  • Discussion

    Be sure to respond to the Top Care-about Surveys

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14235 views
  • Discussion

    Be sure to take the Top Care-about Surveys

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14179 views
  • Discussion

    RTL Compiler

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    4 replies • 16402 views
  • Discussion

    Check out the new Polls in the forums

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14243 views
  • Discussion

    Check out the new Polls in the forums

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14277 views
  • Discussion

    Cadence RTL Compiler with MSV Flow

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    3 replies • 16189 views
  • Discussion

    Encounter

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14397 views
  • Discussion

    VLSI Digital Design with Verilog - Workshop

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 704 views
  • Discussion

    Verilog Essentials for VLSI Design

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14374 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information