• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    VLSI Digital Design with Verilog - Workshop

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 738 views
  • Discussion

    Verilog Essentials for VLSI Design

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14408 views
  • Discussion

    Properly optimizing enable to clock gating enable

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    10 replies • 31732 views
  • Discussion

    Introducing your forum Moderator, Dave Goldberg

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14324 views
  • Discussion

    high fanout nets synthesis

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    3 replies • 18595 views
  • Discussion

    custom wireload model from first encounter

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    2 replies • 16710 views
  • Discussion

    Mismatch between RTL and synthesis result (CDFG-511)

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    4 replies • 16724 views
  • Discussion

    Most common problems and tools you are using

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    2 replies • 15515 views
  • Discussion

    Mapping

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    1 replies • 15528 views
  • Discussion

    Can SOC4.2 RC use .tlf

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    2 replies • 15683 views
  • Discussion

    STICKY: Introducing your forum moderator, Eric Venditti (evenditti)

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14392 views
  • Discussion

    Using the Forums

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14242 views
  • Discussion

    Using the Forums

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14289 views
  • Discussion

    Welcome

    Category: Logic Design

    By archive

    •

    started over 20 years ago

    0 replies • 14493 views
  • Discussion

    Latch Folding Question

    Category: Logic Design

    By archive

    •

    updated over 20 years ago by archive

    1 replies • 15385 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information