Logic Design

Latest Posts

Discussion

Error in Cadence RTL Compiler when estimating Power using VCD

Category: Logic Design

By RileyDylan
•
started over 5 years ago

0 replies • 14939 views
Discussion

how to debug the misbehaving scheduling of sequential logic

Category: Logic Design

By ChrisKAustin
•
started over 5 years ago

0 replies • 14929 views
Discussion

Conformal LEC error

Category: Logic Design

By Varun M J
•
started over 5 years ago

0 replies • 16421 views
Discussion

The CCD tools errors out when trying to set attributes "Unknown Command set_attribute"

Category: Logic Design

By Kapil Nagdive
•
started over 5 years ago

0 replies • 3344 views
Discussion

Specifying VT Ratio in Joules

Category: Logic Design

By badeni
•
started over 6 years ago

0 replies • 16572 views
Discussion

Slow performance with SimVision GUI

Category: Logic Design

By imcostanzo
•
started over 6 years ago

0 replies • 18025 views
Discussion

Adding clock to CDC tool which is not a primary input but internal to design.

Category: Logic Design

By vaizguy
•
updated over 6 years ago by peterkn

2 replies • 18074 views
Discussion

Allegro System Architect 17.2 Project Settings not Opening

Category: Logic Design

By akmo25
•
started over 6 years ago

0 replies • 16712 views
Discussion

About SDC file

Category: Logic Design

By LiGer
•
started over 6 years ago

0 replies • 16636 views
Discussion

About SDF file

Category: Logic Design

By LiGer
•
started over 6 years ago

0 replies • 17561 views
Discussion

map_to_mux

Category: Logic Design

By Abhayk
•
started over 6 years ago

0 replies • 16927 views
Discussion

About SDF file after synthesis in Genus Tool

Category: Logic Design

By LiGer
•
started over 6 years ago

0 replies • 17704 views
Discussion

Simvision

Category: Logic Design

By FNaqvi
•
started over 6 years ago

0 replies • 16444 views
Discussion

How to dump waveform, fsdb in SimVision?

Category: Logic Design

By achang
•
started over 6 years ago

0 replies • 24156 views
Discussion

GENUS can't handle parameterized ports?

Category: Logic Design

By GGobieski
•
started over 6 years ago

0 replies • 2903 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.