• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Force cell equivalence between same-footprint and same-functionality hard-macros in Conformal LEC

    Category: Logic Design

    By Luca Pacher

    •

    updated over 5 years ago by AndreasWiener

    1 replies • 17588 views
  • Discussion

    Genus advices on how to handle power and analog signals

    Category: Logic Design

    By abettati

    •

    started over 5 years ago

    0 replies • 15641 views
  • Discussion

    Error in Cadence RTL Compiler when estimating Power using VCD

    Category: Logic Design

    By RileyDylan

    •

    started over 5 years ago

    0 replies • 15013 views
  • Discussion

    how to debug the misbehaving scheduling of sequential logic

    Category: Logic Design

    By ChrisKAustin

    •

    started over 5 years ago

    0 replies • 15000 views
  • Discussion

    Conformal LEC error

    Category: Logic Design

    By Varun M J

    •

    started over 6 years ago

    0 replies • 16544 views
  • Discussion

    The CCD tools errors out when trying to set attributes "Unknown Command set_attribute"

    Category: Logic Design

    By Kapil Nagdive

    •

    started over 6 years ago

    0 replies • 3396 views
  • Discussion

    Specifying VT Ratio in Joules

    Category: Logic Design

    By badeni

    •

    started over 6 years ago

    0 replies • 16644 views
  • Discussion

    Slow performance with SimVision GUI

    Category: Logic Design

    By imcostanzo

    •

    started over 6 years ago

    0 replies • 18208 views
  • Discussion

    Adding clock to CDC tool which is not a primary input but internal to design.

    Category: Logic Design

    By vaizguy

    •

    updated over 6 years ago by peterkn

    2 replies • 18268 views
  • Discussion

    Allegro System Architect 17.2 Project Settings not Opening

    Category: Logic Design

    By akmo25

    •

    started over 6 years ago

    0 replies • 16774 views
  • Discussion

    About SDC file

    Category: Logic Design

    By LiGer

    •

    started over 6 years ago

    0 replies • 16718 views
  • Discussion

    About SDF file

    Category: Logic Design

    By LiGer

    •

    started over 6 years ago

    0 replies • 17702 views
  • Discussion

    map_to_mux

    Category: Logic Design

    By Abhayk

    •

    started over 6 years ago

    0 replies • 17027 views
  • Discussion

    About SDF file after synthesis in Genus Tool

    Category: Logic Design

    By LiGer

    •

    started over 6 years ago

    0 replies • 17848 views
  • Discussion

    Simvision

    Category: Logic Design

    By FNaqvi

    •

    started over 6 years ago

    0 replies • 16538 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information