• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
CDNS - double leaderboard script

RF Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Phase noise simulation of an XOR gate based frequency doubler

    Category: RF Design

    By lahsivece lahsivece

    •

    updated over 10 years ago by lahsivece

    2 replies • 14054 views
  • Discussion

    GPDK_045 Inductor

    Category: RF Design

    By analogy analogy

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 14030 views
  • Discussion

    Some Questions :

    Category: RF Design

    By analogy analogy

    •

    updated over 10 years ago by Andrew Beckett

    4 replies • 13851 views
  • Discussion

    how to find tox and Cox parameters for Dongbu

    Category: RF Design

    By firish firish

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 14877 views
  • Discussion

    How to clip the calculator dft() output ?

    Category: RF Design

    By lahsivece lahsivece

    •

    updated over 10 years ago by lahsivece

    4 replies • 17128 views
  • Discussion

    Passing string parameters into Verilog functional view

    Category: RF Design

    By Frank Opteynde Frank Opteynde

    •

    started over 10 years ago

    0 replies • 15678 views
  • Discussion

    Discrepancy in pac and psp result

    Category: RF Design

    By AnalogRf AnalogRf

    •

    started over 10 years ago

    0 replies • 12932 views
  • Discussion

    FATAL (CMI-2010): Assertion failed in file `bypassUtils.cc'

    Category: RF Design

    By Clidre Clidre

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 1778 views
  • Discussion

    Noise Aware PLL Design Flow

    Category: RF Design

    By DenAk DenAk

    •

    updated over 10 years ago by DenAk

    4 replies • 7491 views
  • Discussion

    How to plot the sum/difference of S-parameters in a smith-chart?

    Category: RF Design

    By Magistus Magistus

    •

    started over 10 years ago

    0 replies • 918 views
  • Discussion

    Phase noise to phase jitter for square waves

    Category: RF Design

    By yizh yizh

    •

    updated over 10 years ago by FormerMember

    17 replies • 24749 views
  • Discussion

    way of determining W/L ratio of a rf cmos circuit

    Category: RF Design

    By Debasish VLSI Debasish VLSI

    •

    started over 10 years ago

    0 replies • 782 views
  • Discussion

    IBM130 Layout Basics

    Category: RF Design

    By favero favero

    •

    started over 10 years ago

    0 replies • 12780 views
  • Discussion

    avoiding "hidden model in spectra rf" for verilog A integrator code

    Category: RF Design

    By big joe big joe

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 1429 views
  • Discussion

    EVM of 256-QAM with envlp analysis

    Category: RF Design

    By JorisLambrecht JorisLambrecht

    •

    started over 10 years ago

    0 replies • 14823 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information