• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Numbers of layers for a board

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 13273 views
  • Discussion

    Export non-back Netlist for Allegro

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13203 views
  • Discussion

    Package Symbol Error

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 15993 views
  • Discussion

    How to route High-speed SDRAM

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    6 replies • 17875 views
  • Discussion

    remove password from a BRD file to enable editing

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    6 replies • 19386 views
  • Discussion

    Improving Alegro Refresh Speed?

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 15688 views
  • Discussion

    Error with IPC netlist

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12811 views
  • Discussion

    NC Drill problem in v15.7

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 12607 views
  • Discussion

    Guidelines required to proceed....

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 12910 views
  • Discussion

    how to include bond pad in simulation?

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12775 views
  • Discussion

    power integrity - VRM MODEL

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 2016 views
  • Discussion

    Transfering attributes from CIS to Layout

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12213 views
  • Discussion

    net line spacing

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13049 views
  • Discussion

    DFA Audit

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    10 replies • 16587 views
  • Discussion

    Adding Ground Loop around Board Area

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 12678 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information