• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      RJ202412171240
      RJ202412171240 25 Points
    • 3
      JL202601056745
      JL202601056745 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 5
      Gelzone
      Gelzone 11 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,828 Points
    • 2
      oldmouldy
      oldmouldy 11,045 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Answered

    Capture vs PCB Editor: Pin number mismatch Error message

    Category: Allegro X Capture CIS

    By Ulf K

    •

    updated 6 months ago by JS202408156358

    12 replies • 9417 views
  • Not Answered

    Make Power pin as No Connect

    Category: Allegro X Capture CIS

    By Nikhiln1

    •

    updated 6 months ago by avant

    2 replies • 756 views
  • Answered

    Capture to Allegro: How to exclude a component from transfer to PCB

    Category: Allegro X Capture CIS

    By eddoh

    •

    updated 6 months ago by eddoh

    2 replies • 1005 views
  • Not Answered

    ODB++ Output places components on wrong side

    Category: Allegro X APD

    By wilef

    •

    updated 6 months ago by wilef

    3 replies • 3715 views
  • Not Answered

    conductor length report

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated 6 months ago by masamasa

    2 replies • 1818 views
  • Answered

    conductor and etch

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated 6 months ago by DavidJHutchins

    1 replies • 1786 views
  • Suggested Answer

    Adding Part height information in orcad schematic

    Category: Allegro X Capture CIS

    By VG20250603525

    •

    updated 6 months ago by TechnoBobby

    1 replies • 630 views
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps

    Category: PSpice

    By Renu Vibha

    •

    started 6 months ago

    0 replies • 574 views
  • Not Answered

    Custom Title Block Automation in OrCAD Capture

    Category: Allegro X Capture CIS

    By VKPA

    •

    updated 6 months ago by TechnoBobby

    1 replies • 866 views
  • Answered

    addling lines

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated 6 months ago by masamasa

    7 replies • 3005 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information