• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 50 Points
    • 2
      steve
      steve 40 Points
    • 3
      oldmouldy
      oldmouldy 25 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Answered

    IPC-356 Error

    Category: Allegro X PCB Editor

    By Krutik

    •

    updated over 2 years ago by oldmouldy

    1 replies • 7925 views
  • Suggested Answer

    There is a BUG in the skill command axlGetParam("artwork:VCC")?? Solve it.

    Category: Allegro X Scripting - Skill

    By aarom

    •

    updated over 2 years ago by Ejlersen

    2 replies • 1854 views
  • Suggested Answer

    Force capture schematic compiler to detect if one net has two names

    Category: Allegro X Capture CIS

    By frank mpbc

    •

    updated over 2 years ago by AyushD

    3 replies • 6828 views
  • Suggested Answer

    Unable to create bus in OrCAD capture in hierarchical design unless schematic is root schematic

    Category: Allegro X Capture CIS

    By digital1

    •

    updated over 2 years ago by rg13

    2 replies • 6740 views
  • Suggested Answer

    RefDes Duplication

    Category: Allegro X Capture CIS

    By SLSCORP

    •

    updated over 2 years ago by rg13

    2 replies • 6135 views
  • Suggested Answer

    Schematic Symbol Color Fill?

    Category: Allegro X Capture CIS

    By jmh299

    •

    updated over 2 years ago by AyushD

    1 replies • 6460 views
  • Discussion

    How to generate a symbol (.olb) for a third party PSpice model (.lib) ?

    Category: PSpice

    By DesignTech

    •

    updated over 2 years ago by DesignTech

    1 replies • 15122 views
  • Suggested Answer

    Set default text editor in Windows

    Category: Design Entry HDL

    By RichardD

    •

    updated over 2 years ago by RichardD

    6 replies • 12138 views
  • Suggested Answer

    Generating Capture BOM in excel gives unintended row change

    Category: PSpice

    By Inthiscase

    •

    updated over 2 years ago by AyushD

    1 replies • 5865 views
  • Suggested Answer

    How to visualize countersink in Allegro PCB editor

    Category: Allegro X PCB Editor

    By Schulz Jordan

    •

    updated over 2 years ago by Vipulc

    1 replies • 7559 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information