• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Problem with Constraints

    Category: PCB Design

    By Trivedi

    •

    started over 16 years ago

    0 replies • 13455 views
  • Discussion

    Controlling Cadence Design files (.dra, .brd, .mcm, .sip) using MKS

    Category: PCB Design

    By britinor

    •

    updated over 16 years ago by britinor

    2 replies • 15964 views
  • Discussion

    axlReplacePadstack axlReplacePadstack

    Category: Allegro X PCB Editor

    By Schendly

    •

    updated over 16 years ago by Schendly

    5 replies • 15228 views
  • Discussion

    Problem generating netlist from capture for pcb editor

    Category: PCB Design

    By JJJOOOEEEYYY

    •

    updated over 16 years ago by oldmouldy

    1 replies • 14070 views
  • Discussion

    launching functions

    Category: Allegro X PCB Editor

    By Pieman

    •

    updated over 16 years ago by Pieman

    3 replies • 14663 views
  • Discussion

    Odd Shaped Pad

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    5 replies • 15123 views
  • Discussion

    Setup - Constraint Manager - Physical - Vias

    Category: PCB Design

    By Catmom5

    •

    updated over 16 years ago by redwire

    4 replies • 2030 views
  • Discussion

    Highlighting features between tool versions

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by redwire

    3 replies • 14408 views
  • Discussion

    Outputting an IPC Netlist

    Category: PCB Design

    By CubbyBear

    •

    updated over 16 years ago by Rik Lee

    1 replies • 18139 views
  • Discussion

    Drill Table problem

    Category: PCB Design

    By archive

    •

    updated over 16 years ago by shangwu

    2 replies • 16141 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information