• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 70 Points
    • 2
      Hoangkhoipcb
      Hoangkhoipcb 30 Points
    • 2
      zpofrp
      zpofrp 30 Points
    • 4
      Jocko
      Jocko 20 Points
    • 4
      leetzeyin59
      leetzeyin59 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,658 Points
    • 2
      oldmouldy
      oldmouldy 10,930 Points
    • 3
      eDave
      eDave 7,481 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,893 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Answered

    formatting output in SKILL

    Category: Allegro X Scripting - Skill

    By jes

    •

    updated over 3 years ago by jes

    2 replies • 5391 views
  • Not Answered

    Possible to edit new schematic symbol template ?

    Category: Allegro X Capture CIS

    By nutron

    •

    started over 3 years ago

    0 replies • 6963 views
  • Not Answered

    OrCAD capture Page Numbering

    Category: Allegro X Capture CIS

    By Araugel07

    •

    updated over 3 years ago by oldmouldy

    1 replies • 8049 views
  • Discussion

    How to export design data to csv format

    Category: Allegro X Capture CIS

    By DesignTech

    •

    updated over 3 years ago by DesignTech

    2 replies • 12241 views
  • Not Answered

    pxl failed error

    Category: Design Entry HDL

    By myil17

    •

    updated over 3 years ago by myil17

    2 replies • 9629 views
  • Not Answered

    Line to Thru Pin Spacing DRC error when I route a THP on the bottom layer

    Category: Allegro X PCB Editor

    By TZoltan

    •

    started over 3 years ago

    0 replies • 9905 views
  • Not Answered

    flow manager save project issue

    Category: Design Entry HDL

    By myil17

    •

    started over 3 years ago

    0 replies • 7578 views
  • Not Answered

    Multi-line commands in env file

    Category: Allegro X PCB Editor

    By camdal894

    •

    updated over 3 years ago by jc teyssier

    1 replies • 9865 views
  • Not Answered

    Copying circuits from one pcb design to another

    Category: Allegro X PCB Editor

    By HSID

    •

    updated over 3 years ago by HSID

    3 replies • 15255 views
  • Discussion

    PSpice – Tip of the Week: How to print plots along with measurement data in PSpice

    Category: PSpice

    By DesignTech

    •

    started over 3 years ago

    0 replies • 8819 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information