• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Extract Value from linear dimension show Element .

    Category: Allegro X PCB Editor

    By ENEGUE

    •

    updated over 5 years ago by ENEGUE

    4 replies • 14832 views
  • Discussion

    copying a void to a shape on another layer

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 5 years ago by masamasa

    4 replies • 16723 views
  • Discussion

    OrCAD Capture CIS - CIP database part DRC error

    Category: PCB Design

    By mwso

    •

    updated over 5 years ago by RFinley

    3 replies • 9301 views
  • Discussion

    SigNoise Errors/Warnings - Field Solution failed for STL_1S_1R_1016...

    Category: PCB Design

    By ZETA1234

    •

    started over 5 years ago

    0 replies • 1142 views
  • Discussion

    Modify netgroup

    Category: PCB Design

    By FNON

    •

    updated over 5 years ago by FNON

    4 replies • 15321 views
  • Discussion

    Unable to add wire bond finger from die pins

    Category: Allegro X APD

    By J Rajesh

    •

    updated over 5 years ago by J Rajesh

    2 replies • 16780 views
  • Discussion

    Relative propagation delay: Can I set constraint manager to only display the length of the pin pairs?

    Category: PCB Design

    By avant

    •

    updated over 5 years ago by avant

    2 replies • 14181 views
  • Discussion

    Cline Segment xy location

    Category: Allegro X PCB Editor

    By vimaldevlpr

    •

    updated over 5 years ago by vimaldevlpr

    2 replies • 14869 views
  • Discussion

    Agile users

    Category: PCB Design

    By TiBo

    •

    updated over 5 years ago by TiBo

    5 replies • 15115 views
  • Discussion

    Design of DC motor model in pspice

    Category: PCB Design

    By Sayali Shinde

    •

    updated over 5 years ago by oldmouldy

    2 replies • 16778 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information