• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    what is making the suffix number of the name of the wire?

    Category: PCB Design

    By johnthanchau

    •

    updated over 6 years ago by johnthanchau

    5 replies • 15987 views
  • Discussion

    CRefer in Allegro System Architect

    Category: PCB Design

    By akmo25

    •

    started over 6 years ago

    0 replies • 13417 views
  • Discussion

    Cut Segment

    Category: Allegro X Scripting - Skill

    By ENEGUE

    •

    updated over 6 years ago by ENEGUE

    3 replies • 10484 views
  • Discussion

    Can't delete duplicate properties

    Category: PCB Design

    By GABrown

    •

    started over 6 years ago

    0 replies • 507 views
  • Discussion

    Differences between a netclass and a netgroup

    Category: PCB Design

    By Lennie

    •

    updated over 6 years ago by Robert Finley

    1 replies • 15449 views
  • Discussion

    Testprep Automatic - allow pin escape insertion function - doesn't work as expected

    Category: PCB Design

    By AleksMK

    •

    updated over 6 years ago by AleksMK

    1 replies • 1487 views
  • Discussion

    why line to SMD Pin same net spacing DRC?they are one the same net.

    Category: PCB Design

    By johnthanchau

    •

    updated over 6 years ago by johnthanchau

    3 replies • 2850 views
  • Discussion

    DRC ERROR

    Category: PCB Design

    By Filo88

    •

    updated over 6 years ago by steve

    1 replies • 13280 views
  • Discussion

    offsetting a void shape

    Category: PCB Design

    By masamasa

    •

    started over 6 years ago

    0 replies • 12715 views
  • Discussion

    Refresh Capture.ini without restarting Capture?

    Category: PCB Design

    By aricbeaver

    •

    started over 6 years ago

    0 replies • 13560 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information