• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,593 Points
    • 2
      oldmouldy
      oldmouldy 10,820 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    CIP error when adding a new part

    Category: PCB Design

    By jatins

    •

    updated over 7 years ago by jdoyle

    7 replies • 18465 views
  • Discussion

    Variant presentation in capture

    Category: PCB Design

    By JBause

    •

    updated over 7 years ago by RFinley

    1 replies • 15461 views
  • Discussion

    importing logic introduced lots of drc errors related to max/min neck length

    Category: PCB Design

    By johnthanchau

    •

    updated over 7 years ago by johnthanchau

    6 replies • 6113 views
  • Discussion

    SHAPE ORIGIN TO ARC

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    updated over 7 years ago by karthikeyan123

    2 replies • 9851 views
  • Discussion

    Instalation a new component

    Category: PCB Design

    By Fritz

    •

    started over 7 years ago

    0 replies • 13631 views
  • Discussion

    Stacked via delete

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    started over 7 years ago

    0 replies • 8800 views
  • Discussion

    How many Vias can be placed in the same location?

    Category: PCB Design

    By tmd63

    •

    updated over 7 years ago by tmd63

    8 replies • 18110 views
  • Discussion

    PAD on VIA.

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    updated over 7 years ago by CadAce2K

    12 replies • 16140 views
  • Discussion

    Check air gap between pad to pad

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    updated over 7 years ago by CadAce2K

    2 replies • 10496 views
  • Discussion

    Rename part property names in Orcad Capture

    Category: PCB Design

    By StenS

    •

    updated over 7 years ago by CadAce2K

    2 replies • 20851 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information