• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Place bounds in Gerbers

    Category: PCB Design

    By NickB

    •

    updated over 10 years ago by redwire

    3 replies • 15145 views
  • Discussion

    Distinguish net names

    Category: PCB Design

    By shangwu

    •

    updated over 10 years ago by shangwu

    3 replies • 14786 views
  • Discussion

    Extracting Net properties from Orcad schematic.

    Category: PCB Design

    By Roger G

    •

    started over 10 years ago

    0 replies • 14696 views
  • Discussion

    SKILL function to 'get' the DRC Marker Size set by user in 'Design Parameters' window

    Category: Allegro X PCB Editor

    By BinduSripad

    •

    updated over 10 years ago by B Bruekers

    3 replies • 2897 views
  • Discussion

    BOM HDL - Parts of Same Vendor Part Number not Grouped

    Category: PCB Design

    By maberu

    •

    started over 10 years ago

    0 replies • 634 views
  • Discussion

    non plated mechanical pin no clearance to copper ?

    Category: PCB Design

    By Lennie

    •

    updated over 10 years ago by Lennie

    1 replies • 14519 views
  • Discussion

    capture output window disappeared?

    Category: PCB Design

    By doginwater

    •

    updated over 10 years ago by doginwater

    2 replies • 18019 views
  • Discussion

    I can't run a simulation, errors occur

    Category: PCB Design

    By Alexandros81

    •

    updated over 10 years ago by Alexandros81

    2 replies • 5176 views
  • Discussion

    routing thru pins with no nets.

    Category: PCB Design

    By Lennie

    •

    updated over 10 years ago by techk

    2 replies • 14170 views
  • Discussion

    How to route SDR SDRAM ?

    Category: PCB Design

    By kiprik123

    •

    started over 10 years ago

    0 replies • 14061 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information