• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    constraint manager : missing MIN_LINE_WIDTH while import dcf file Locked

    14170 views
    2 replies
    Latest over 10 years ago
    by stillfish
  • Discussion

    PCB design software for Linux machine Locked

    19473 views
    5 replies
    Latest over 10 years ago
    by jch teyssier
  • Discussion

    Minimum blind/buried via stagger distance Locked

    8358 views
    3 replies
    Latest over 10 years ago
    by gowthaman90d
  • Discussion

    Regarding reference planes Locked

    16595 views
    4 replies
    Latest over 10 years ago
    by MikeVeal
  • Discussion

    how to draw a line in Concept HDL? Locked

    25433 views
    11 replies
    Latest over 10 years ago
    by Theodor I.
  • Discussion

    Orcad Capture: how to set "find" in entire design by default or all the times Locked

    2338 views
    0 replies
    Started over 10 years ago
    by Reja
  • Discussion

    Issue with duplicated Pspice model -Full version of Cadence 16.5 Locked

    4460 views
    3 replies
    Latest over 10 years ago
    by tltoth
  • Discussion

    Re-numbering pins Locked

    16354 views
    2 replies
    Latest over 10 years ago
    by morgan23
  • Discussion

    Issue with duplicated Pspice model -Full version of Cadence 16.5 Locked

    369 views
    0 replies
    Started over 10 years ago
    by TOM12345
  • Discussion

    DRC Troubles. Same net spacing. Thermal connects Locked

    14672 views
    15 replies
    Latest over 10 years ago
    by Delf13
  • Discussion

    Create custom VAC-Source in pspice Locked

    18675 views
    2 replies
    Latest over 10 years ago
    by komase
  • Discussion

    Need help in verilog file creation Locked

    14672 views
    1 reply
    Latest over 10 years ago
    by wijnaldum
  • Discussion

    Unable to open .sch file in Orcad Lite 16.6. Locked

    17570 views
    4 replies
    Latest over 10 years ago
    by luvishis
  • Discussion

    DRC ERROR LINE TO SHAPE SPACING Locked

    15537 views
    4 replies
    Latest over 10 years ago
    by oldmouldy
  • Discussion

    diode breakdown current Locked

    14286 views
    1 reply
    Latest over 10 years ago
    by tltoth
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information