• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Missing drill symbols in ART work Locked

    17761 views
    3 replies
    Latest over 16 years ago
    by archive
  • Discussion

    Fab Drawing Issue Locked

    17126 views
    5 replies
    Latest over 16 years ago
    by archive
  • Discussion

    Hole symbols from mirrored symbol pins not showing on Fab Layer Gerber Locked

    19082 views
    7 replies
    Latest over 16 years ago
    by archive
  • Discussion

    fanning out to a copper shape on board bottom Locked

    13954 views
    1 reply
    Latest over 16 years ago
    by oldmouldy
  • Discussion

    autorouting on a layer with a copper shape Locked

    13767 views
    1 reply
    Latest over 16 years ago
    by redwire
  • Discussion

    How target nets in a relative delay group are determined in the specctra autorouter? Locked

    15797 views
    1 reply
    Latest over 16 years ago
    by tomoo
  • Discussion

    silkscreen ref des text - how does one edit it and add it in layout? using 16.2 Locked

    3934 views
    3 replies
    Latest over 16 years ago
    by K2J4
  • Discussion

    No Thermal Pad - Negative shape? Locked

    1462 views
    2 replies
    Latest over 16 years ago
    by Pedrator
  • Discussion

    Where to setup shape path in Pad Designer Locked

    15820 views
    2 replies
    Latest over 16 years ago
    by MartinDude
  • Discussion

    function call

    14354 views
    2 replies
    Latest over 16 years ago
    by tltoth
  • Discussion

    removing backslashes

    18301 views
    7 replies
    Latest over 16 years ago
    by Ejlersen
  • Discussion

    Allegro Design CIS pin naming Locked

    14458 views
    2 replies
    Latest over 16 years ago
    by Mstrghettorigg
  • Discussion

    If statements in env file? Locked

    17665 views
    3 replies
    Latest over 16 years ago
    by fxffxf
  • Discussion

    How do I form fillets on vias with pcb editor 16.2 Locked

    13919 views
    2 replies
    Latest over 16 years ago
    by kanonfodder
  • Discussion

    duplicate pin names in Capture Locked

    17311 views
    1 reply
    Latest over 16 years ago
    by redwire
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information