• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Answered

    Lock PCB footprints entities +1

    8679 views
    6 replies
    Latest over 2 years ago
    by eDave
  • Discussion

    OrCAD – Tip of the Week: Predefine PCB netlist options

    3999 views
    0 replies
    Started over 2 years ago
    by yugandhar
  • Discussion

    Via Filling or Via plugging: is it Tomato or tomato? Don’t Get Caught Out…

    3218 views
    0 replies
    Started over 2 years ago
    by John T
  • Suggested Answer

    .SAV issues - Reg 0

    1486 views
    1 reply
    Latest over 2 years ago
    by steve
  • Discussion

    Transmission Line Modeling in PSpice

    10683 views
    5 replies
    Latest over 2 years ago
    by AyushD
  • Discussion

    SysCap – Tip of the Week: Identifying DNI components

    6482 views
    1 reply
    Latest over 2 years ago
    by abortivegown
  • Answered

    How exactly does this physical constraint "Allow" function work? 0

    4520 views
    6 replies
    Latest over 2 years ago
    by Ram1234
  • Discussion

    Changing reference designators without re-placing components Locked

    28070 views
    4 replies
    Latest over 2 years ago
    by Vipulc
  • Discussion

    Allegro - Tip of the Week: Controlling the numbering of all RefDes when renaming from start

    1214 views
    0 replies
    Started over 2 years ago
    by geda
  • Discussion

    How do you analyze the effect of temperature on your circuit?

    6194 views
    2 replies
    Latest over 2 years ago
    by TechiEE12
  • Suggested Answer

    How could I control the output waveform interpolation in Pspice project or Netlist while using V/I pwl file? 0

    1350 views
    1 reply
    Latest over 2 years ago
    by AyushD
  • Discussion

    Best ways to set Design for Manufacturing rules in the PCB design flow!

    8773 views
    5 replies
    Latest over 2 years ago
    by Jeff H
  • Answered

    3D. Board not visible +1

    19940 views
    7 replies
    Latest over 2 years ago
    by Gobena
  • Answered

    Use of Bond finger in PCB editor +1

    7039 views
    1 reply
    Latest over 2 years ago
    by John T
  • Suggested Answer

    Differnce between net class and net group. 0

    11186 views
    5 replies
    Latest over 2 years ago
    by aniju
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information