Cadence Community

Forum - Thread List

Discussion

Synthesis Issue: Large Netlist Size Due to Missing Memory Libraries Locked

3936 views

0 replies

Started over 1 year ago
by Ishant Kumar
Discussion

DRC ERROR in callibre Locked

4510 views

4 replies

Latest over 1 year ago
by Andrew Beckett
Discussion

escape character issue Skill/Ocean Locked

1472 views

2 replies

Latest over 1 year ago
by NickJ
Discussion

Extracting RLC parasitics for Packages at Layout Level

2610 views

0 replies

Started over 1 year ago
by SimTech
Answered

Unsteady inlet boundary condition with OpenLabs +1

8426 views

5 replies

Latest over 1 year ago
by Dianliang
Not Answered

The PDF exporter is only producing .ps files and not the .pdf files. How do I fix this? 0

14764 views

16 replies

Latest over 1 year ago
by Siliconmaster
Discussion

Test your SKILL Knowledge: Understanding Variable Scope

2211 views

3 replies

Latest over 1 year ago
by PCBTech
Discussion

Error ASSEMBLER-1600 when running script with two different MC simulations Locked

5580 views

2 replies

Latest over 1 year ago
by Andrew Beckett
Discussion

Open Layout XL instead EXL by default Locked

3928 views

4 replies

Latest over 1 year ago
by Andrew Beckett
Discussion

In Layout XL, how to move a instance/shape into/out of a group array? Locked

2240 views

1 reply

Latest over 1 year ago
by henker
Discussion

regrading abnormal working of xcelium simulator during wavefrom simulation Locked

4644 views

0 replies

Started over 1 year ago
by RK202504233943
Answered

How can I print a hierarchical design with hyperlink of all the referenced boxes? 0

1630 views

3 replies

Latest over 1 year ago
by JA202504239934
Discussion

"valueAt" vs "value" functions Locked

1001 views

1 reply

Latest over 1 year ago
by Andrew Beckett
Discussion

Use lntAddTrace with a marknet file Locked

2863 views

0 replies

Started over 1 year ago
by psill00
Discussion

Mitigate Signal Reflection Issues in High-Speed Designs

1901 views

0 replies

Started over 1 year ago
by JavierAlvarado

Synthesis Issue: Large Netlist Size Due to Missing Memory Libraries Locked

DRC ERROR in callibre Locked

escape character issue Skill/Ocean Locked

Extracting RLC parasitics for Packages at Layout Level

Unsteady inlet boundary condition with OpenLabs +1

The PDF exporter is only producing .ps files and not the .pdf files. How do I fix this? 0

Test your SKILL Knowledge: Understanding Variable Scope

Error ASSEMBLER-1600 when running script with two different MC simulations Locked

Open Layout XL instead EXL by default Locked

In Layout XL, how to move a instance/shape into/out of a group array? Locked

regrading abnormal working of xcelium simulator during wavefrom simulation Locked

How can I print a hierarchical design with hyperlink of all the referenced boxes? 0

"valueAt" vs "value" functions Locked

Use lntAddTrace with a marknet file Locked

Mitigate Signal Reflection Issues in High-Speed Designs