• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    Automatically export .PXML file from padstack editor 0

    4653 views
    2 replies
    Latest over 1 year ago
    by DavidJHutchins
  • Answered

    Copy Clines Creates DRC 0

    6117 views
    8 replies
    Latest over 1 year ago
    by PK20240920135
  • Discussion

    IC 23.1 installation configuration failure on RHEL 9 Locked

    4719 views
    1 reply
    Latest over 1 year ago
    by ebecheto
  • Suggested Answer

    Orcad X Presto 23.1 : TH pads without pin number 0

    1283 views
    1 reply
    Latest over 1 year ago
    by John T
  • Discussion

    spectre simulation issue Locked

    4515 views
    1 reply
    Latest over 1 year ago
    by YH202410112147
  • Discussion

    Issue with Missing Layers in TSMC 65nm PDK in Cadence Layout Locked

    7210 views
    4 replies
    Latest over 1 year ago
    by SM20240729856
  • Discussion

    How can I simulate based on the random mismatch generated by a previous Monte Carlo iteration? Locked

    3946 views
    2 replies
    Latest over 1 year ago
    by an wx
  • Not Answered

    FINE/Turbo cannot open file? 0

    4392 views
    5 replies
    Latest over 1 year ago
    by Delfim Sa
  • Not Answered

    On-Cloud Import Third Party Model 0

    2069 views
    1 reply
    Latest over 1 year ago
    by AyushD
  • Discussion

    Cross-coupled oscillator Stability simulation Locked

    4391 views
    0 replies
    Started over 1 year ago
    by Saman Mokhtabadamri
  • Discussion

    Colpitts Oscillator output power simulation Locked

    6288 views
    2 replies
    Latest over 1 year ago
    by Saman Mokhtabadamri
  • Answered

    converting pins to vias 0

    4669 views
    5 replies
    Latest over 1 year ago
    by Hoangkhoipcb
  • Discussion

    Skill script to write the name and direction of pins from a symbol veiw- pin name for bus are not printing Locked

    1737 views
    4 replies
    Latest over 1 year ago
    by Nisanth SS
  • Discussion

    Xcelium: dump coverage information in the middle of a simulation Locked

    12055 views
    7 replies
    Latest over 1 year ago
    by HS20240724985
  • Not Answered

    DRC from TCL 0

    6809 views
    7 replies
    Latest over 1 year ago
    by RD20241009394
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information