• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    Why do symmetrical etch layers show different impedance values in Display > Parasitic? 0

    794 views
    2 replies
    Latest 2 months ago
    by BR202606212147
  • Discussion

    3D DRCS in Allegro X

    3945 views
    2 replies
    Latest 2 months ago
    by MS202606183945
  • Answered

    Changing gap for routed diff pairs 0

    8350 views
    9 replies
    Latest 3 months ago
    by JM20241029170
  • Suggested Answer

    Place Via Array Boundary 0

    4017 views
    5 replies
    Latest 3 months ago
    by zpofrp
  • Not Answered

    Newly created blocks in Allegro 24.1 cannot be saved 0

    1533 views
    4 replies
    Latest 3 months ago
    by rg13
  • Answered

    I am not able to generate pdf in allegro dehdl in 24.1 version 0

    753 views
    2 replies
    Latest 3 months ago
    by Shashank
  • Answered

    I am not able to generate pdf in allegro dehdl in 24.1 version +1

    482 views
    1 reply
    Latest 3 months ago
    by rg13
  • Answered

    I am not able to generate pdf in allegro dehdl 24.1 +1

    383 views
    1 reply
    Latest 3 months ago
    by rg13
  • Not Answered

    Sigrity: 'Getting Started' to 'Sign Off' 0

    228 views
    0 replies
    Started 3 months ago
    by Sumith
  • Suggested Answer

    OrCAD X PCB Professional Copper Wire passing through Mechanical Hole but no DRC Error 0

    623 views
    3 replies
    Latest 3 months ago
    by John T
  • Discussion

    How to use 500 bit conversion analog to digital expression

    965 views
    6 replies
    Latest 3 months ago
    by RM202605273230
  • Not Answered

    Join us on Wednesday June 17, 2026 for a live “Ask Me Anything” Dedicated Expert Session: Constraint Manager 0

    2475 views
    18 replies
    Latest 3 months ago
    by Vipulc
  • Discussion

    Cadence Hierarchy Editor

    1102 views
    2 replies
    Latest 3 months ago
    by Andrew Beckett
  • Not Answered

    使用 PSpice-for-TI时,显示这个芯片没有在已配置的库中找到,我尝试在Simulation Settings中配置, 0

    476 views
    1 reply
    Latest 3 months ago
    by IshaS
  • Discussion

    Prevent Net Extraction for Shapes

    498 views
    2 replies
    Latest 3 months ago
    by PK202501238151
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information