• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Quantus QRC issue

    1042 views
    2 replies
    Latest 1 month ago
    by HY20250821344
  • Discussion

    Could not find netlist procedure:SpectreFNPairs instance

    971 views
    5 replies
    Latest 1 month ago
    by Andrew Beckett
  • Discussion

    LUT implementation using VerilogA code In Cadence Virtuoso

    801 views
    0 replies
    Started 1 month ago
    by ZulfiqarKiani
  • Discussion

    how can I use the delay function to measure the delays between the closest rising edge of a singal_A and the following rising edge if signal_B

    2640 views
    1 reply
    Latest 1 month ago
    by Dung Nguyen
  • Not Answered

    Query on Unrouted Connections DRC 0

    884 views
    1 reply
    Latest 1 month ago
    by avant
  • Not Answered

    Feature request for Presto 0

    661 views
    1 reply
    Latest 1 month ago
    by techiecs
  • Suggested Answer

    PSPICE for TI - TPS2662x - Fixed OVP 0

    732 views
    1 reply
    Latest 1 month ago
    by AyushD
  • Not Answered

    Query on Line Segments connecting to Nets 0

    1501 views
    5 replies
    Latest 1 month ago
    by excellon1
  • Discussion

    DC convergence problem with Basic ring amplifier

    1194 views
    2 replies
    Latest 1 month ago
    by SC202503236954
  • Discussion

    Sorting variables by name alphanumerically in Virtuoso ADE Assembler / maestro

    568 views
    1 reply
    Latest 1 month ago
    by Andrew Beckett
  • Discussion

    sweeping transistor number of fingers in a simulation

    1051 views
    2 replies
    Latest 1 month ago
    by TommasoF
  • Discussion

    Need a script to remove extra metal overhang after vias which we generally chop and delete manually

    2314 views
    1 reply
    Latest 1 month ago
    by rajeshcad
  • Discussion

    Ring oscillator separation gate delay and interconnect delay

    819 views
    0 replies
    Started 1 month ago
    by SL202509028216
  • Not Answered

    Using Presto every day is a real struggle with all the bugs and crashes, etc. Anyone else using it 100% of the time? Is the other pcb editor as buggy? 0

    1968 views
    5 replies
    Latest 1 month ago
    by KK202508144032
  • Not Answered

    Orcad capture 22 title block auto population 0

    775 views
    2 replies
    Latest 1 month ago
    by MR20250829531
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information