• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Join us for a Lunch & Learn session on Allegro X System Capture on July 9th at Cadence Bangalore 0

    250 views
    0 replies
    Started 2 months ago
    by Renu Vibha
  • Not Answered

    AXIEM EM Structure Window Cut Off – Unable to Access Stackup and Substrate Settings 0

    536 views
    2 replies
    Latest 2 months ago
    by NA202606253023
  • Suggested Answer

    How do I cut only a cline segment ? 0

    708 views
    3 replies
    Latest 2 months ago
    by BC202603263145
  • Not Answered

    PCB Footprint Text on Silkscreen Layer 0

    566 views
    2 replies
    Latest 2 months ago
    by ddchar
  • Not Answered

    Importing Icepak model into Celsius EC 0

    261 views
    0 replies
    Started 2 months ago
    by NS1170
  • Not Answered

    Multiple Celisus tools 0

    331 views
    1 reply
    Latest 2 months ago
    by NS1170
  • Not Answered

    Unable to connect wires to a symbol which has pins inside the symbol boundaries in system capture 0

    606 views
    1 reply
    Latest 2 months ago
    by WallEE
  • Discussion

    You quickly edit the footprint pin location in the tool at board level.

    515 views
    2 replies
    Latest 2 months ago
    by vidhyaparameswari
  • Discussion

    Recommended methodology for PSRR characterization of a clocked regenerative comparator

    276 views
    0 replies
    Started 2 months ago
    by baltaci
  • Not Answered

    How to convert my system capture project to OrCAD Capture / Allegro Design entry CIS 0

    3673 views
    2 replies
    Latest 2 months ago
    by Zhifeng Jin
  • Discussion

    noise summary missing after pnoise simulation

    248 views
    0 replies
    Started 2 months ago
    by gangliurfic
  • Discussion

    Feature Suggestion: Impedance Workflow Green Color setpoint

    523 views
    1 reply
    Latest 2 months ago
    by Elecguy
  • Discussion

    VSS yield analysis with frequency dependent component

    280 views
    0 replies
    Started 2 months ago
    by SS202506081431
  • Discussion

    AMS: how to probe signals in ADE from a schematic instantiated within a system verilog module

    590 views
    1 reply
    Latest 2 months ago
    by MC20250412421
  • Not Answered

    AXIEM EM Structure Window Cut Off – Unable to Access Stackup and Substrate Settings 0

    200 views
    0 replies
    Started 2 months ago
    by NA202606253023
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information