• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Ideas for integrating a full-custom designed layout with a semi-custom designed microprocessor. Locked

    13787 views
    2 replies
    Latest over 13 years ago
    by Thommandram
  • Discussion

    trouble with getting correct ro through sp analysis in spectre Locked

    15601 views
    2 replies
    Latest over 13 years ago
    by snaildr
  • Discussion

    asiSelectNet doesn't work! Locked

    1221 views
    4 replies
    Latest over 13 years ago
    by imagesensor123
  • Discussion

    phase noise analysis - VCO Locked

    6079 views
    2 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    puzzle about the session defination Locked

    13675 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    expression to access dc op info in ADE Locked

    13515 views
    1 reply
    Latest over 13 years ago
    by ellarguero
  • Discussion

    auCdl netlisting Locked

    14665 views
    0 replies
    Started over 13 years ago
    by FabienG
  • Discussion

    Problem with tran.tran file size Locked

    15546 views
    3 replies
    Latest over 13 years ago
    by DineshBabu
  • Discussion

    RTL Compiler - read_tcf - Cannot read TCF file when using Generate verilog statement Locked

    1159 views
    0 replies
    Started over 13 years ago
    by mamsadegh
  • Discussion

    RTL Compiler - "synthesize -to_generic" generated verilog netlist has delay! Locked

    1447 views
    0 replies
    Started over 13 years ago
    by mamsadegh
  • Discussion

    power signals missing in pcb-16.5 latest ISR Locked

    13159 views
    2 replies
    Latest over 13 years ago
    by MAAC
  • Discussion

    subtracting two touching shapes

    15991 views
    4 replies
    Latest over 13 years ago
    by rumar
  • Discussion

    regarding non default rule of nets and wires Locked

    14593 views
    1 reply
    Latest over 13 years ago
    by wally1
  • Discussion

    which function can help us to name the output signal in order? Locked

    13571 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    PCB Stackup Question Locked

    13158 views
    2 replies
    Latest over 13 years ago
    by komikumi
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information