• Discussion

  RF Simulations in PSpice Locked

  15686 views
  5 replies
  Latest over 13 years ago
  by KoolKat
• Discussion

  How to find the Phase Noise for the DIVIDER Locked

  17158 views
  4 replies
  Latest over 13 years ago
  by RFQuery
• Discussion

  RTL Compiler -- clock latency Locked

  1691 views
  1 reply
  Latest over 13 years ago
  by grasshopper
• Discussion

  I am using FreePDK45nm library. I couldn't synthesise a register file. Locked

  1233 views
  1 reply
  Latest over 13 years ago
  by grasshopper
• Discussion

  Procedure to define a new VHDL library in RTL compiler script Locked

  15970 views
  3 replies
  Latest over 13 years ago
  by grasshopper
• Discussion

  How to report leaf cell area Locked

  15818 views
  2 replies
  Latest over 13 years ago
  by grasshopper
• Discussion

  Need a Code for replace device in schematics Locked

  15710 views
  5 replies
  Latest over 13 years ago
  by Quek
• Discussion

  TieHi term C of inst NAND_X is tied to net SEL_0, which connects to none of the inst's power terms Locked

  358 views
  0 replies
  Started over 13 years ago
  by SomAmbali
• Discussion

  Various Cell Combinations Locked

  13533 views
  1 reply
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  Why Assura extract 2 more pins for each standard cell? Locked

  13395 views
  0 replies
  Started over 13 years ago
  by laowang
• Discussion

  integration/area under curve Locked

  1125 views
  0 replies
  Started over 13 years ago
  by chin80
• Discussion

  Unable to print results from corners tool Locked

  13247 views
  0 replies
  Started over 13 years ago
  by edogd1
• Discussion

  How to Use Cadence PCB SI? Locked

  12836 views
  1 reply
  Latest over 13 years ago
  by Jerry GenPart
• Discussion

  Single Form Instance

  13140 views
  2 replies
  Latest over 13 years ago
  by GIL2004XP
• Discussion

  question about transition coverage Locked

  15090 views
  4 replies
  Latest over 13 years ago
  by jxker