• Discussion

  creating module in version 16.3 Locked

  12567 views
  0 replies
  Started over 13 years ago
  by purikku22
• Discussion

  Open Access Magnification problem Locked

  14536 views
  2 replies
  Latest over 13 years ago
  by llobak
• Discussion

  Is it possible to have a different drc clearance value within a component ? Locked

  12864 views
  1 reply
  Latest over 13 years ago
  by girish
• Discussion

  What attribute is used when we do not want a component to appear in placement file or BOM? Allegro 16.5 Locked

  14198 views
  3 replies
  Latest over 13 years ago
  by KoolKat
• Discussion

  Hierarichcial design questions Locked

  12499 views
  0 replies
  Started over 13 years ago
  by Carvey
• Discussion

  save - excluding all signals in a subckt Locked

  2407 views
  2 replies
  Latest over 13 years ago
  by Wonyoung
• Discussion

  IC6 design tool. Locked

  15003 views
  7 replies
  Latest over 13 years ago
  by ICredneck
• Discussion

  Saving Cadence simulation data for later use Locked

  16512 views
  2 replies
  Latest over 13 years ago
  by Wonyoung
• Discussion

  help - double click to end path - not working? Locked

  8691 views
  19 replies
  Latest over 13 years ago
  by imaneet
• Discussion

  VHDLIN producing symbols, not schematics Locked

  13806 views
  1 reply
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  Signal name Locked

  13309 views
  2 replies
  Latest over 13 years ago
  by tobymike
• Discussion

  SOC - how do i flatten hierarchy design Locked

  4599 views
  3 replies
  Latest over 13 years ago
  by bluebear
• Discussion

  telecom Vs server board design Locked

  12660 views
  0 replies
  Started over 13 years ago
  by shilpa
• Discussion

  Text Block question Locked

  12951 views
  1 reply
  Latest over 13 years ago
  by Randy R
• Discussion

  Modes in PIOLAYERCHANGE Locked

  13182 views
  0 replies
  Started over 13 years ago
  by OrangeBits