• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Update Part-Library from schematic Locked

    13309 views
    0 replies
    Started over 14 years ago
    by VolkerD
  • Discussion

    silicon nanowire transistor library file which can use oracd capture 10.5 or virtuoso Locked

    12766 views
    0 replies
    Started over 14 years ago
    by anitabhatt
  • Discussion

    Current net list does not match wires file Locked

    13570 views
    1 reply
    Latest over 14 years ago
    by raj7783
  • Discussion

    Backward Compatible Skill Scripts Locked

    14299 views
    3 replies
    Latest over 14 years ago
    by TjaartOpperman
  • Discussion

    Assura (ASSURA41USR1HF8_CDB) geomXor to same layer not allowed? Locked

    15664 views
    7 replies
    Latest over 14 years ago
    by Quek
  • Discussion

    Vias Too Close To Pads Of The Same Net?, Why is it bad? Locked

    3455 views
    1 reply
    Latest over 14 years ago
    by hpattie
  • Discussion

    .PRINT Command in Capture CIS 10.3 Locked

    13572 views
    2 replies
    Latest over 14 years ago
    by QuickerMan
  • Discussion

    run Calibre PEX with PCElls Locked

    17301 views
    5 replies
    Latest over 14 years ago
    by Mohellayali82
  • Discussion

    *E,SNLDLIB: Unable able to load the dynamic library Locked

    856 views
    0 replies
    Started over 14 years ago
    by buddi
  • Discussion

    IC6.1.4 cds_thru netlist problem Locked

    14312 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    problem with random seed in vmanager Locked

    16928 views
    5 replies
    Latest over 14 years ago
    by buddi
  • Discussion

    No output was requested. (However, saving signal `vddd!'.) Locked

    5845 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    Remove Backannotate Locked

    14004 views
    1 reply
    Latest over 14 years ago
    by Andrew Beckett
  • Discussion

    Spaced-based router Locked

    15157 views
    5 replies
    Latest over 14 years ago
    by Quek
  • Discussion

    ORCAD CAPTURE_PROBLEM_WITH_WIN7 Locked

    13215 views
    2 replies
    Latest over 14 years ago
    by girish
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information