• Discussion

  skill to rename nets Locked

  14166 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Configuring Cadence Locked

  17050 views
  3 replies
  Latest over 16 years ago
  by tester
• Discussion

  Need help with uni-directional routing in Encounter ! Locked

  13613 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  How to get inherited pin names and modify the properties Locked

  14140 views
  2 replies
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Problem with Simulating Design using Spectre Locked

  24360 views
  13 replies
  Latest over 16 years ago
  by govilv
• Discussion

  ncshell : sytemc to verilog Locked

  13690 views
  1 reply
  Latest over 16 years ago
  by sedehigmail
• Discussion

  PSF, current probe, and Gmin Locked

  14623 views
  1 reply
  Latest over 16 years ago
  by sedehigmail
• Discussion

  got an error while compiling VMM Locked

  14275 views
  1 reply
  Latest over 16 years ago
  by sedehigmail
• Discussion

  Systemverilog issues are not covered by Cadence. Locked

  15509 views
  2 replies
  Latest over 16 years ago
  by sedehigmail
• Discussion

  Converting Protel designs into Allegro 16.01 Locked

  13177 views
  2 replies
  Latest over 16 years ago
  by luvishis
• Discussion

  How to change library name & cell name by SKILL Locked

  7895 views
  2 replies
  Latest over 16 years ago
  by skillUser
• Discussion

  waveform of the VCO extraction model Locked

  13428 views
  0 replies
  Started over 16 years ago
  by 4321
• Discussion

  Transformations with Modules Locked

  13566 views
  4 replies
  Latest over 16 years ago
  by Trivedi
• Discussion

  multi drill pads and plane void anomoly Locked

  14188 views
  5 replies
  Latest over 16 years ago
  by padmaster
• Discussion

  DEHDL - new windows mode problem Locked

  2967 views
  6 replies
  Latest over 16 years ago
  by EvanShultz