• Discussion

  Replicate commands of encounter in RC physical Locked

  13504 views
  1 reply
  Latest over 16 years ago
  by grasshopper
• Discussion

  skill code to clear drc errors Locked

  14480 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Implementing flow control in rodCreatePath function Locked

  22064 views
  12 replies
  Latest over 16 years ago
  by Infy1
• Discussion

  writing EVC Locked

  14151 views
  2 replies
  Latest over 16 years ago
  by onkarkk
• Discussion

  automation of testcases Locked

  15699 views
  6 replies
  Latest over 16 years ago
  by onkarkk
• Discussion

  Cell name map file from encounter Locked

  15079 views
  4 replies
  Latest over 16 years ago
  by rdohanyos
• Discussion

  reporting RC values of particular signal nets Locked

  14321 views
  2 replies
  Latest over 16 years ago
  by NAADHAN
• Discussion

  How to snap io pins on to routing tracks???? Locked

  16179 views
  4 replies
  Latest over 16 years ago
  by NAADHAN
• Discussion

  Free Physical Viewer tied to Licenses Locked

  14562 views
  2 replies
  Latest over 16 years ago
  by redwire
• Discussion

  Synthesizing Asynchronous design using RTL compiler Locked

  14600 views
  3 replies
  Latest over 16 years ago
  by diablo
• Discussion

  ncsim +gui debugging and breakpoints on system-tasks/functions? Locked

  6252 views
  2 replies
  Latest over 16 years ago
  by tpylant
• Discussion

  Drill Symbol Line Width Locked

  13001 views
  1 reply
  Latest over 16 years ago
  by steve
• Discussion

  How to set a size for the waveform window while using Ocean. Locked

  16812 views
  3 replies
  Latest over 16 years ago
  by dlbro
• Discussion

  What will be the effect if the via comes in between the split plane ? Locked

  13013 views
  1 reply
  Latest over 16 years ago
  by tltoth
• Discussion

  Integrating PSL/Verilog propertie files into a VHDL based RTL verification environment Locked

  644 views
  0 replies
  Started over 16 years ago
  by aymen