• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    How to unlock symbol? 0

    1912 views
    1 reply
    Latest 7 months ago
    by bdc66a938f164d
  • Suggested Answer

    Can't find ASIZEH for manufacturing files 0

    946 views
    1 reply
    Latest 7 months ago
    by excellon1
  • Discussion

    print oin name and instance connected to it in schematic Locked

    1376 views
    0 replies
    Started 8 months ago
    by mattab
  • Discussion

    Importing schematics and layout of io pads into Cadence Virtuoso Locked

    1554 views
    1 reply
    Latest 8 months ago
    by Andrew Beckett
  • Not Answered

    Join us for a Lunch and Learn Session at Cadence’s Noida Office on Wednesday, January 28, 2026 and learn all about the exceptional features of Allegro X System Capture 0

    838 views
    0 replies
    Started 8 months ago
    by Renu Vibha
  • Not Answered

    Power SI - Query on Retrieving Connected Objects from a Net in PowerSI 2021.1 Using TCL 0

    2271 views
    2 replies
    Latest 8 months ago
    by ABIKRISHNA
  • Discussion

    Problem with ADE Explorer and spectre_encrypt (IC 21.1 ISR22) Locked

    3906 views
    2 replies
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    av_extracted to dispf/idspf conversion Locked

    2321 views
    5 replies
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    How to Improve Convergence in Multi-stage Axial Compressor Simulations ?

    923 views
    0 replies
    Started 8 months ago
    by Gaurav
  • Discussion

    How to create soldermask at pins in APD+ and set up soldermask-to-soldermask spacing DRC

    2090 views
    0 replies
    Started 8 months ago
    by SaiPavanl
  • Discussion

    plotting results does not properly work Locked

    11329 views
    16 replies
    Latest 8 months ago
    by Leandro Silva
  • Discussion

    Add highlight set colors / Define temporary layer and associated DRF properties Locked

    2297 views
    2 replies
    Latest 8 months ago
    by Aurel B
  • Discussion

    Issue while performing signoffTimeDesign in Innovus Locked

    2324 views
    1 reply
    Latest 8 months ago
    by VLSI lab IITB
  • Discussion

    How can i monitor net voltages in asserts Locked

    1503 views
    1 reply
    Latest 8 months ago
    by Andrew Beckett
  • Discussion

    Get current color theme (Dark Gray or Light) Locked

    4780 views
    6 replies
    Latest 8 months ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information