• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    LVS Warning: “Unattached port label” for PLUS/MINUS on layer ind11_text — can’t locate device Locked

    1843 views
    3 replies
    Latest 7 months ago
    by RobMan
  • Discussion

    Dual Core Oscillator Open Loop Locked

    1377 views
    0 replies
    Started 7 months ago
    by IS20250922772
  • Discussion

    Assembler: possible to disable automatic evaluation of output expressions? Locked

    1718 views
    1 reply
    Latest 7 months ago
    by Andrew Beckett
  • Discussion

    Assembler: possible to force inclusion of model file(s) at the very beginning of netlist? Locked

    1161 views
    3 replies
    Latest 7 months ago
    by Andrew Beckett
  • Answered

    loading skill codes 0

    2728 views
    3 replies
    Latest 7 months ago
    by eDave
  • Discussion

    Interactive mode for Spectre using Python/TCL Locked

    671 views
    1 reply
    Latest 7 months ago
    by Andrew Beckett
  • Discussion

    PasCdfDone errors from callbacks Locked

    5845 views
    12 replies
    Latest 7 months ago
    by Andrew Beckett
  • Discussion

    Strange parameter setting behaviour in a specific PDK Locked

    2508 views
    4 replies
    Latest 7 months ago
    by Andrew Beckett
  • Discussion

    Error while setting prBoundary points after adjusting top and bottom offsets Locked

    1833 views
    2 replies
    Latest 7 months ago
    by AR202509246930
  • Discussion

    PAC is giving 0V at the output Locked

    1884 views
    2 replies
    Latest 7 months ago
    by Frank Wiedmann
  • Not Answered

    Celebrating Excellence – October 2025 Champion 0

    1414 views
    1 reply
    Latest 7 months ago
    by Aurel B
  • Discussion

    Form buttons Locked

    2339 views
    2 replies
    Latest 7 months ago
    by AE202502048334
  • Discussion

    How to pass parameter to "number of pair of points, time, voltage" parameters of cell "vpwl" inside a pcell? Locked

    1104 views
    2 replies
    Latest 7 months ago
    by henker
  • Suggested Answer

    Variable trace width during serpentine routing for PCIe 5.0 (PCB Editor 23.1) 0

    4157 views
    8 replies
    Latest 7 months ago
    by DavidJHutchins
  • Discussion

    Replace symbol pin names without changing the pin placement and symbol boundary Locked

    2688 views
    4 replies
    Latest 7 months ago
    by SimhanAnalog
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information